Theoretical Analysis of a Pseudo-Floating Gate flash EEPROM Device

In this paper the program, erase and read operations of a novel non›volatile memory transistor are investigated using numerical device simulation. The physical mechanisms that enable this device to operate as a non›volatile memory are analysed. This approach is demonstrated to be a promising concept, suitable for low power CMOS embedded memory.