The effect of high pin-count ESD tester parasitics on transiently triggered ESD clamps

Conflicting HBM ESD results are presented for several ESD testers/test-configurations, all of which pass the present tester specifications. The discrepancy is attributed to parasitic capacitance, which can deactivate the dV/dt-detection of an ESD circuit. An unexpectedly large (>1 nF) effective parallel capacitance is found by summing tester relay capacitances of unstressed pins, connected through on-chip current paths, while considering the Miller effect. An ESD strike between two pins and the symmetric "reverse-pin, reverse-polarity" strike are shown to be nonequivalent due to a different set of on-chip current paths.

[1]  Jon Barth,et al.  TLP calibration, correlation, standards, and new techniques , 2001 .

[2]  Charvaka Duvvury,et al.  Efficient pnp characteristics of pMOS transistors in sub-0.13µm ESD protection circuits , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[3]  R.W. Dutton,et al.  A PMOSFET ESD failure caused by localized charge injection , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[4]  W.R. Anderson,et al.  Cross-referenced ESD protection for power supplies [microprocessors] , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[5]  M. Chaine,et al.  Investigation into socketed CDM (SDM) tester parasitics , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[6]  C. Duvvury,et al.  Substrate pump NMOS for ESD protection applications , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[7]  Jeremy C. Smith,et al.  A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  C. Duvvury,et al.  Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.

[9]  E. Worley,et al.  Sub-micron chip ESD protection schemes which avoid avalanching junctions , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[10]  M. Stockinger,et al.  Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  C. Duvvury,et al.  Design Methodology For Optimizing Gate Driven ESD Protection Circuits In Submicron Cmos Processes , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.