The physical design of on-chip interconnections

Because of the complexity of the route problem in ultra large scale integrated (ULSI) designs, multiple route solutions are possible, some route solutions are more efficient than others, and there is a need for statistical tools to determine whether a designer or preroute algorithm is following an efficient path. In a ULSI environment, the problem of routing is best addressed with the combination of a customized preroute algorithm and routing system. One of the key issues in this context is how to divide the routing task between the preroute algorithm and the routing system; to address this issue, it is necessary to develop criteria to assign certain signals to the preroute algorithm and other signals to the routing system. Another key issue is how to evaluate the interactions of the combination of the algorithm and the routing system in order to decide whether intervention with the preroute algorithm is effective in improving physical properties of routes for select signals without adversely affecting physical properties of routes generated with the routing system. In a practical implementation, it is also important to predict when the combined effort is likely to improve the existing solution and to establish a point of diminishing returns beyond which further interactions are no longer effective. This paper presents a self-consistent formalism for intervention with preroute algorithms in ULSI designs. A framework is presented to quantify the physical properties of routes prepared with a preroute algorithm. This paper also presents statistical frameworks to assess the effectiveness of a preroute algorithm and to decide when to stop its use. The main emphasis is on incorporating intervention with custom algorithms in the design process in a seamless manner. The frameworks presented in this paper are applied to an analysis of the POWER4 Instruction Fetch Unit; in this example, the preroute algorithm is custom interconnection design.

[1]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[2]  Robert F. Service.  Can Chip Devices Keep Shrinking? , 1996, Science.

[3]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[4]  Sunil P. Khatri,et al.  A regularity-driven fast gridless detailed router for high frequency datapath designs , 2001, ISPD '01.

[5]  Pong-Fei Lu,et al.  Physical design of a fourth-generation POWER GHz microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[6]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[7]  Paul Michael Solomon.  The Need For Low Resistance Interconnects In Future High-Speed Systems , 1988, Other Conferences.

[8]  R. W. Keyes,et al.  The wire-limited logic chip , 1982 .

[9]  J. Petrovick,et al.  The circuit and physical design of the POWER4 microprocessor , 2002, IBM J. Res. Dev..

[10]  Yuh-J. Mii.  Performance consideration for the scaling of submicron on-chip interconnections , 1993, Other Conferences.

[11]  J.D. Meindl,et al.  Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.

[12]  Daniel C. Edelstein,et al.  VLSI on-chip interconnection performance simulations and measurements , 1995, IBM J. Res. Dev..

[13]  William E. Donath,et al.  Placement and average interconnection lengths of computer logic , 1979 .

[14]  G. Servel,et al.  Inductive effects on crosstalk evaluation , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[15]  B. Krauter,et al.  Including inductive effects in interconnect timing analysis , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[16]  J. Meindl,et al.  Optimal interconnect circuits for VLSI , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[17]  A. Berger.  FUNDAMENTALS OF BIOSTATISTICS , 1969 .

[18]  John P. Uyemura,et al.  Circuit design for CMOS VLSI , 1992 .

[19]  P. Solomon,et al.  A comparison of semiconductor devices for high-speed logic , 1982, Proceedings of the IEEE.

[20]  Lawrence T. Pileggi,et al.  Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  R.W. Keyes,et al.  The power of connections , 1991, IEEE Circuits and Devices Magazine.

[22]  Massoud Pedram,et al.  Tutorial and Survey Paper Power Minimization in IC Design: Principles and Applications , 1996 .

[23]  Robert H. Dennard,et al.  Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.

[24]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[25]  Jason Cong,et al.  Performance driven multi-layer general area routing for PCB/MCM designs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[26]  Michael Feuer.  Connectivity of Random Logic , 1982, IEEE Transactions on Computers.

[27]  Bernard R. Rosner,et al.  Fundamentals of Biostatistics. , 1992 .

[28]  R.W. Keyes,et al.  Fundamental limits in digital information processing , 1981, Proceedings of the IEEE.

[29]  G. A. Sai-Halasz,et al.  Performance trends in high-end processors , 1995, Proc. IEEE.

[30]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .