论文信息 - Design and analysis of five port router for network on chip

Design and analysis of five port router for network on chip

With the technological advancements a large number of devices can be integrated into a single chip. So the communication between these devices becomes vital. The network on chip (NoC) is a technology used for such communication. A router is the fundamental component of a NoC. This paper focuses on the implementation and the verification of a five port router. The building blocks of the router are buffering registers, demultiplexer, First In First Out registers, and schedulers. The scheduler uses the round robin algorithm. The proposed architecture of five port router is simulated in Xilinx ISE 10.1 software. The source code is written in VHDL.

K. K. Mahapatra | A. K. Swain | S. Swapna

[1] Xinan Zhou,et al. Performance evaluation of network-on-chip interconnect architectures , 2009 .

[2] Bapurao Deshmukh. Design and Analysis of On-Chip Router for Network On Chip , 2011 .

[3] Hossein Pedram,et al. Designing and Implementation of a Network on Chip Router Based on Handshaking Communication Mechanism , 2009 .

[4] Axel Jantsch,et al. Networks on chip , 2003 .

[5] M. Ali,et al. Networks on Chips: Scalable interconnects for future systems on chips , 2008, 2008 4th European Conference on Circuits and Systems for Communications.

[6] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .

[7] Israel Cidon,et al. Zooming in on Network-on-Chip Architectures , 2009, SIROCCO.

[8] Mahmut T. Kandemir,et al. Fault tolerant algorithms for network-on-chip interconnect , 2004, IEEE Computer Society Annual Symposium on VLSI.

[9] Juha Plosila,et al. Network on Chip Routing Algorithms , 2006 .

[10] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.

[11] Shashi Kumar,et al. Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions , 2008, J. Syst. Archit..