Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures

With the explosion of off-the-shelf SoCs in terms of size and the advent of novel techniques related to failure modes, commercial ATPG and fault simulation engines can often be insufficient to measure the coverage of very specific metrics. In these cases, many researchers firstly store the simulation trace during the analysis phase. Then, they collect the desired statistics during a post-processing step. In this framework, the so-called Value Change Dump (VCD) is a very commonly used file format to record simulation traces. The target of this paper is twofold. From the one hand, we illustrate some Burn-In (BI) related metrics which cannot be evaluated by current commercial fault simulators and ATPG engines. These metrics are indeed based on a post-processing analysis of memory dumps in VCD format. From the other hand, we mitigate the evaluation time and the memory required to analyze huge VCD files by exploiting optimization techniques coming from modern programming features and smart parallelization. Adopting this strategy, we can analyze simulation dumps of more than 250 GBytes in less than one hour, showing improvements of two orders of magnitude over previous tools, with a consequent higher scalability and testability power.

[1]  Paolo Bernardi,et al.  A comprehensive methodology for stress procedures evaluation and comparison for Burn-In of automotive SoC , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[2]  Wu-Tung Cheng,et al.  A Robust Automated Scan Pattern Mismatch Debugger , 2008, 2008 17th Asian Test Symposium.

[3]  Witold A. Pleskacz,et al.  AGATE - towards designing a low-power chip multithreading processor for mobile software defined radio systems , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[4]  上村 恭平,et al.  Hardware Description Languageにおけるコードクローンのパターン分類 , 2015 .

[5]  Paolo Bernardi,et al.  An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers , 2008, 2008 Design, Automation and Test in Europe.