CMOS realization of online testable reversible logic gates

Three reversible logic gates that can be used to implement reversible digital circuits with various levels of complexity are proposed. The major feature of these gates is that they provide online-testability for circuits implemented using them. The CMOS realization of these gates is presented in this paper.

[1]  Parag K. Lala,et al.  Online testable reversible logic circuit design using NAND blocks , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[2]  Yuke Wang,et al.  New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[3]  M. Nalasani,et al.  Reversible logic , 2005, IEEE Potentials.

[4]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[5]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .