Cost-effective non-scan design for testability for actual testability improvement

A low-cost non-scan design for testability method is proposed, which is economical in pin, delay and area overheads. Unlike almost all of the previous non-scan design for testability methods which do not handle pin overhead well, our method allows a limited number of extra pins (3 or 5). A couple of effective techniques are presented to connect an extra input of a control test point to a primary input in order to avoid conflicts generated by the newly generated reconvergent fanouts. Techniques for extra control test points to share the same primary input are also presented. Sufficient experimental results are presented to demonstrate the effectiveness of the method.

[1]  Malgorzata Marek-Sadowska,et al.  Test-point insertion: scan paths through functional logic , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Hideo Fujiwara,et al.  Design for Testability for Complete Test Coverage , 1984, IEEE Design & Test of Computers.

[3]  Robert C. Aitken,et al.  THE EFFECT OF DIFFERENT TEST SETS ON QUALITY LEVEL PREDICTION: WHEN IS 80% BETTER THAN 90%? , 1991, 1991, Proceedings. International Test Conference.

[4]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[5]  藤原 秀雄,et al.  Logic testing and design for testability , 1985 .

[6]  Irith Pomeranz,et al.  Design-for-testability for path delay faults in large combinational circuits using test points , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Dong Xiang,et al.  Partial reset for synchronous sequential circuits using almost independent reset signals , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[8]  Miodrag Potkonjak,et al.  Nonscan design-for-testability techniques using RT-level design information , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[10]  Hideo Fujiwara,et al.  Non-scan design for testability for synchronous sequential circuits based on conflict analysis , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Kwang-Ting Cheng,et al.  Timing-driven test point insertion for full-scan and partial-scan BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[12]  Elizabeth M. Rudnick,et al.  Sequential circuit testability enhancement using a nonscan approach , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Irith Pomeranz,et al.  Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.