High Gain and High CMRR Two-Stage Folded Cascode OTA with Nested Miller Compensation

By using Gm-C compensation (GCC) technique, a two-stage recycling folded cascode (FC) operational transconductance amplifier (OTA) is designed. The proposed configuration consists of recycling structure, positive feedback and feed-forward compensation path. In comparison with the typical folded cascode CMOS Miller amplifier, this design has higher DC gain, unity-gain frequency (UGF), slew rate and common mode rejection ratio (CMRR). The presented OTA is simulated in 0.18-μm CMOS technology and the simulation results confirm the theoretical analyses. Finally, the proposed amplifier has a 111 dB open-loop DC gain, 20 MHz UGF and 145 dB CMRR @ 1.2 V supply voltage while the power consumption is 400 μW which makes it suitable for low-voltage applications.

[1]  Grzegorz Blakiewicz.  Frequency compensation for two-stage operational amplifiers with improved power supply rejection ratio characteristic , 2010, IET Circuits Devices Syst..

[2]  Jose Silva-Martinez,et al.  Enhancing general performance of folded cascode amplifier by recycling current , 2007 .

[3]  Jirayuth Mahattanakul.  Design procedure for two-stage CMOS operational amplifiers employing current buffer , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  BiabanifardSadegh,et al.  High performance folded cascode OTA using positive feedback and recycling structure , 2015 .

[6]  Min Hao,et al.  Analysis and implementation of an improved recycling folded cascode amplifier , 2012 .

[7]  Sanjeev Sharma,et al.  Design and Analysis of Gain Boosted Recycling Folded Cascode OTA , 2013 .

[8]  Gaetano Palumbo,et al.  Design methodology and advances in nested-Miller compensation , 2002 .

[9]  Jun Xu,et al.  DC gain enhancement method for recycling folded cascode amplifier in deep submicron CMOS technology , 2011, IEICE Electron. Express.

[10]  Meysam Akbari,et al.  Enhancing transconductance of ultra-low-power two-stage folded cascode OTA , 2014 .

[11]  Xiao Zhao,et al.  Phase-margin enhancement technique for recycling folded cascode amplifier , 2013 .

[12]  Omid Hashemipour,et al.  DCCII based frequency compensation method for three stage amplifiers , 2015 .

[13]  Robson L. Moreno,et al.  An Ultra-Low-Voltage Ultra-Low-Power CMOS Miller OTA With Rail-to-Rail Input/Output Swing , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  José Silva-Martínez,et al.  The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier , 2009, IEEE Journal of Solid-State Circuits.

[15]  Ali Jalali,et al.  A new frequency compensation technique for three stages OTA by differential feedback path , 2015 .

[16]  Anu Gupta,et al.  A high gain, high CMRR two-stage fully differential amplifier using gm/Id technique for bio-medical applications , 2013, 2013 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia).

[17]  Ghazal A. Fahmy,et al.  Indirect compensation technique based two-stage recycling folded cascode amplifier for reconfigurable multi-mode sigma-delta ADC , 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).

[18]  Meysam Akbari,et al.  Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA , 2014 .

[19]  P. K. Chan,et al.  Gain-enhanced feedforward path compensation technique for pole-zero cancellation at heavy capacitive loads , 2003 .