A programmable, modular CNN cell

An experimental monolithic implementation of a programmable cellular neural network (CNN) is reported. It overcomes some of the characteristics and restrictions inherent in CMOS VLSI technologies, and allows an arbitrarily large continuous-time analog CNN to be built up by modularly connecting CNN chips with a modest number of cells. The template values are step-wise programmable, with values chosen for functionality rather than according to conventional binary weighting. All external input, output and control signals are electrical and digital, so the CNN can be directly connected to a controller The design was carried out in a 1-micron n-well CMOS technology. Each cell occupies 0.4 mm/sup 2/, including all support circuitry; only one cell per chip was integrated in order to facilitate circuit testing. Measured CNN transients from a prototype 4/spl times/4 CNN, formed by connecting 16 one-cell chips are shown. The principal intended applications are the processing of acoustical signals and algorithm development.<<ETX>>

[1]  Randall L. Geiger,et al.  A versatile digitally controlled continuous-time filter structure with wide-range and fine resolution capability , 1992 .

[2]  Fausto Sargeni Digitally programmable transconductance amplifier for CNN applications , 1994 .

[3]  Lin-Bao Yang,et al.  Cellular neural networks: theory , 1988 .

[4]  Leon O. Chua,et al.  A CNN chip for connected component detection , 1991 .

[5]  Leon O. Chua,et al.  The CNN paradigm , 1993 .

[6]  Leon O. Chua,et al.  Programmable analogue vlsi cnn chip with local digital logic , 1992, Int. J. Circuit Theory Appl..

[7]  Josef A. Nossek,et al.  An analog implementation of discrete-time cellular neural networks , 1992, IEEE Trans. Neural Networks.

[8]  Eric A. Vittoz,et al.  Analog VLSI signal processing: Why, where, and how? , 1994, J. VLSI Signal Process..

[9]  Á. Rodríguez-Vázquez,et al.  Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks , 1993 .

[10]  Michiel Steyaert,et al.  Analogue CMOS VLSI implementation of cellular neural networks with continuously programmable templates , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Tamás Roska,et al.  A digital multiprocessor hardware accelerator board for cellular neural networks: CNN-HAC , 1992, Int. J. Circuit Theory Appl..

[12]  Edgar Sanchez-Sinencio,et al.  A current-mode cellular neural network implementation , 1993 .

[13]  Leon O. Chua,et al.  Design of high-speed, high-density CNNS in cmos technology , 1992, Int. J. Circuit Theory Appl..