Blanket LVD tungsten silicide technology for smart power applications

A high-frequency power MOSFET structure fabricated using blanket deposited LPCVD (low-pressure chemical vapor deposition) WSi/sub 2/ gate and selectively deposited LPCVD tungsten source contact metallurgy is reported. A high-density power MOSFET technology suitable for smart power applications which simultaneously lowers the gate sheet resistance and source contact resistance is discussed. This technology was used to fabricate 30-V and 50-V power FETs with excellent high-frequency performances. The measured specific on-resistance R/sub sp/, specific input capacitance C/sub sp/, and switching times are among the lowest reported in the literature for any power FET structure in this reverse blocking voltage range.<<ETX>>

[1]  K. Saraswat,et al.  Properties of low-pressure CVD tungsten silicide for MOS VLSI interconnections , 1983, IEEE Transactions on Electron Devices.

[2]  K. Shenai,et al.  A 50-V, 0.7-m Omega *cm/sup 2/, vertical-power DMOSFET , 1989, IEEE Electron Device Letters.

[3]  Chenming Hu,et al.  Optimum design of power MOSFET's , 1984, IEEE Transactions on Electron Devices.

[4]  Accurate barrier modeling of metal and silicide contacts , 1984, IEEE Electron Device Letters.

[5]  E. Balch,et al.  Methods of Metal Patterning and Etching , 1987 .

[6]  H. Benz,et al.  Effect of silicon-gate resistance on the frequency response of MOS transistors , 1975, IEEE Transactions on Electron Devices.