Efficient architecture and implementations of AES

An equivalent optimized sub-pipelined architecture is proposed to implement the AES, every round including encryption and decryption needs one clock cycle. The SubBytes/InvSubBytes operation using composite field arithmetic in GF(24) and BlockRAMs respectively. In addition, an efficient key expansion which supports the output of 128 bits key per cycle and allows key changes every cycle is also presented. The novel pipelined design can achieve a throughput of 82.65Gbps on a Xilinx Virtex-4 xc4vlx100 device with composite field implementation of the SubBytes operation. By using 40 BlockRAMs and 8901 slices, the throughput of 64 Gbps is achieved with a frequency of 500MHz.These two designs' throughput/area rate are all over 6 Mbps/Slice indicate that our designs are low-cost for high-speed implementation.

[1]  Akashi Satoh,et al.  A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecture , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Simon Heron,et al.  Encryption: Advanced Encryption Standard (AES) , 2009 .

[3]  Dirk Fox,et al.  Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[4]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[5]  Daniel G. Waddington,et al.  IPv6: the basis for the next generation internet , 2004, IEEE Communications Magazine.

[6]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Tim Good,et al.  Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment) , 2007, IET Inf. Secur..

[8]  Jean-Didier Legat,et al.  Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.

[9]  Ingrid Verbauwhede,et al.  Architectural Optimization for a 1.82Gbits/sec VLSI Implementation of the AES Rijndael Algorithm , 2001, CHES.

[10]  Vincent Rijmen.  Efficient Implementation of the Rijndael S-box , 2000 .

[11]  Chih-Peng Fan,et al.  Implementations of high throughput sequential and fully pipelined AES processors on FPGA , 2007, 2007 International Symposium on Intelligent Signal Processing and Communication Systems.

[12]  Alok N. Choudhary,et al.  Exploring Area/Delay Tradeoffs in an AES FPGA Implementation , 2004, FPL.

[13]  Cheng-Wen Wu,et al.  A high-throughput low-cost AES processor , 2003, IEEE Communications Magazine.

[14]  Akashi Satoh,et al.  A 10-Gbps full-AES crypto design with a twisted BDD S-Box architecture , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.