Test structure generation to quantify filling impact

In present and future technology nodes, the insertion of metal filling can lead to timing yield losses. In this paper, we present a test structure generation method to study the impact of metal filling on interconnect timings. Such a method is mandatory when dealing with metal filling, because its insertion in real design does not follow standardized rules. The proposed test structure generation method is based on design of experiment (DOE) to minimize the number of structures. The DOE approach links test structures timings to filling pattern characteristics. This timing model is first validated by comparison with the test structures electrical simulations. Then the model is used for statistical analysis about filling impact depending on metal level.

[1]  D. Boning,et al.  The physical and electrical effects of metal-fill patterning practices for oxide chemical-mechanical polishing processes , 1998 .

[2]  Atsushi Kurokawa,et al.  Efficient capacitance extraction method for interconnects with dummy fills , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[3]  Jayanthi Pallinti,et al.  Electrical characterization of the copper CMP process and derivation of metal layout rules , 2003 .

[4]  C. Spanos,et al.  Dishing-radius model of copper CMP dishing effects , 2005, IEEE Transactions on Semiconductor Manufacturing.

[5]  Keun-Ho Lee,et al.  Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[6]  Atsushi Kurokawa,et al.  Dummy filling methods for reducing interconnect capacitance and number of fills , 2005, Sixth international symposium on quality electronic design (isqed'05).

[7]  Keun-Ho Lee,et al.  Analyzing the effects of floating dummy-fills: from feature scale analysis to full-chip RC extraction , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[8]  Andrew B. Kahng,et al.  Study of floating fill impact on interconnect capacitance , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[9]  Wenjian Yu,et al.  Efficient 3-D extraction of interconnect capacitance considering floating metal fills with boundary element method , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Andrew B. Kahng,et al.  A DOE Set for Normalization-Based Extraction of Fill Impact on Capacitances , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).