The Vanishing Majority Gate Trading Power and Speed for Reliability

In this paper we are going to explore low-level implementation issues for fault-tolerant adders based on multiplexing using majority gates (MAJ). We shall analyze the particular case of a 32-bit ripple carry adder (RCA), as well as different redundant designs using MAJ-3 (MAJ of fan-in 3) multiplexed RCAs: (i) with classical MAJ-3 gates in the restorative stages; (ii) with inverters driven by shortcircuited outputs at each restorative stage; and finally, (iii) only with short-circuited outputs at each restorative stage. From one solution to the next, the restorative MAJ-3 gates get simpler and simpler. These simplifications translate into different speeds and power consumptions; challenging aspects of future nanoelectronics. All these circuits have been designed and simulated in subthreshold. The speed and power will be reported and compared for designs in 0.18 μm as well as 70 nm (using the Berkeley Predictive Technology Model). The results reveal interesting power-speed-reliability tradeoffs. In two of these designs, depending on the way the MAJ-3 function is implemented, defects translate into increased power, and suggest a (simple) way of detecting them. A detection circuit can trigger reconfiguration at a higher level, leading to a seamless transition from a fault-tolerant circuit to a defecttolerant system. The main advantage of such an approach would be that reconfiguration could be done on-line, i.e., while the circuit is still operating correctly.

[1]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[2]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[3]  Valeriu Beiu.  A survey of perceptron circuit complexity results , 2003, Proceedings of the International Joint Conference on Neural Networks, 2003..

[4]  Valeriu Beiu,et al.  Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL) , 2003, IWANN.

[5]  Rüdiger Reischuk,et al.  Area Efficient Methods to Increase the Reliability of Circuits , 1992, Data Structures and Efficient Algorithms.

[6]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Steven P. Levitan,et al.  VLSI DESIGN OF HIGH-SPEED, LOW-AREA ADDITION CIRCUITRY. , 1987 .

[8]  Tack-Don Han,et al.  Fast area-efficient VLSI adders , 1987, 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH).

[9]  Valeriu Beiu,et al.  VLSI implementations of threshold logic-a comprehensive survey , 2003, IEEE Trans. Neural Networks.

[10]  Yusuf Leblebici,et al.  Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[11]  Edward J. Nowak,et al.  Maintaining the benefits of CMOS scaling when scaling bogs down , 2002, IBM J. Res. Dev..

[12]  S. Aunet,et al.  Ultra low power fault tolerant neural inspired CMOS logic , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..

[13]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[14]  Jie Han,et al.  A system architecture solution for unreliable nanoelectronic devices , 2002 .

[15]  Harold S. Stone,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[16]  V. Beiu,et al.  A charge recycling differential noise immune perceptron , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[17]  L. Schulman,et al.  Information theory and noisy computation , 1995, Proceedings of 1995 IEEE International Symposium on Information Theory.

[18]  Randall L. Geiger,et al.  A new current mirror layout technique for improved matching characteristics , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[19]  Benton H. Calhoun,et al.  Device sizing for minimum energy operation in subthreshold circuits , 2004 .

[20]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[21]  A. S. Sadek,et al.  Fault-tolerant techniques for nanocomputers , 2002 .

[22]  Derek Abbott,et al.  Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach , 2004, IEEE Computer Society Annual Symposium on VLSI.

[23]  M. Potkonjak,et al.  Fault tolerance techniques for wireless ad hoc sensor networks , 2002, Proceedings of IEEE Sensors.

[24]  P.P. Gelsinger,et al.  Microprocessors for the new millennium: Challenges, opportunities, and new frontiers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[25]  P. Jonker,et al.  A defect-?and fault-tolerant architecture for nanocomputers , 2003 .

[26]  Trond Ytterdal,et al.  Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[27]  A. J. KleinOsowski,et al.  The NanoBox project: exploring fabrics of self-correcting logic blocks for high defect rate molecular device technologies , 2004, IEEE Computer Society Annual Symposium on VLSI.

[28]  T. Sakurai,et al.  Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[29]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[30]  Valeriu Beiu,et al.  Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures , 2005, IWANN.

[31]  H. Hughes,et al.  Radiation effects and hardening of MOS technology: devices and circuits , 2003 .

[32]  V. Beiu,et al.  Design and analysis of SET circuits: using MATLAB modules and SIMON , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[33]  Gregory S. Snider,et al.  A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .

[34]  Valeriu Beiu,et al.  A novel highly reliable low-power nano architecture when von Neumann augments Kolmogorov , 2004, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004..

[35]  Sandeep K. Shukla,et al.  Evaluating reliability of defect tolerant architecture for nanotechnology using probabilistic model , 2004 .

[36]  Leonard J. Schulman,et al.  On the maximum tolerable noise of k-input gates for reliable computation by formulas , 2003, IEEE Trans. Inf. Theory.

[37]  Snorre Aunet,et al.  Real-Time Reconfigurable Linear Threshold Elements and Some Applications to Neural Hardware , 2003, ICES.

[38]  Rüdiger Reischuk.  Can large fanin circuits perform reliable computations in the presence of faults? , 2000, Theor. Comput. Sci..

[39]  Y. Berg,et al.  Reconfigurable subthreshold CMOS perceptron , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[40]  Rüdiger Reischuk,et al.  Area Efficient Methods to Increase the Reliability of Combinatorial Circuits , 1989, STACS.

[41]  李幼升,et al.  Ph , 1989 .

[42]  Snorre Aunet,et al.  Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic , 2001 .

[43]  S. Roy,et al.  Multiplexing schemes for cost-effective fault-tolerance , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[44]  A. S. Sadek,et al.  Parallel information and computation with restitution for noise-tolerant nanoscale logic networks , 2003 .

[45]  Randall L. Geiger,et al.  Gradient sensitivity reduction in current mirrors with non-rectangular layout structures , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[46]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[47]  Tor Sverre Lande,et al.  FLOGIC-Floating-gate logic for low-power operation , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.