Sensitivity Analysis of Local Soldermask and Coverlay in High Speed Transimission Lines for DDR5 Applications to Reduce FEXT

This article investigated the effects of local solder-mask and overlay structure changes on crosstalk. This structure is based on a four-layer high-speed PCB on a computer DDR5 board. Our goal is to use the obtained simulation results to locate the optimal response that not only meets the performance requirements but is also robust to geometric changes caused by manufacturing tolerances. These two methods have a good correlation with the simulation results and show strong capabilities in the practical applications.

[2]  Wei-Da Guo,et al.  Enhanced Microstrip Guard Trace for Ringing Noise Suppression Using a Dielectric Superstrate , 2010, IEEE Transactions on Advanced Packaging.

[3]  Jae-Yoon Sim,et al.  A Serpentine Guard Trace to Reduce the Far-End Crosstalk Voltage and the Crosstalk Induced Timing Jitter of Parallel Microstrip Lines , 2008, IEEE Transactions on Advanced Packaging.

[5]  Liqi Bai,et al.  Microwave absorbing property and complex permittivity and permeability of graphene–CdS nanocomposite , 2014 .

[6]  Far-End Crosstalk Mitigation Using Homogeneous Dielectric Substrate in DDR5 , 2019, 2019 12th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo).

[7]  Jun Fan,et al.  Sensitivity Analysis of a Circuit Model for Power Distribution Network in a Multilayered Printed Circuit Board , 2017, IEEE Transactions on Electromagnetic Compatibility.

[8]  M. M. Tabrizi,et al.  Sensitivity analysis of shielded coupled interconnects for RFIC applications , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.