Floating Random Walk-Based Capacitance Extraction for General Non-Manhattan Conductor Structures

The non-Manhattan conductor geometry existing in some capacitance extraction problems brings difficulty to the floating random walk (FRW) method using cubic transition domains. In this paper, techniques are proposed to enhance the FRW method for handling the structures with non-Manhattan conductors. Based on the aligned-box distances and corresponding calculating approaches, the techniques for generating the Gaussian surface and constructing axis-aligned transition cubes are proposed. A practical strategy is then proposed to judge the domination relationship of non-Manhattan conductor blocks for building the space management structure with candidate list. Finally, the strategy using rotated transition cube and related space management technique are proposed to make further acceleration. Experiments on 3-D interconnect structures including from 8 to 1000 non-Manhattan blocks show that the proposed method is from 2.9× to 96× faster than a simple extension of the original FRW method. The proposed method is also up to 39× faster than a boundary element method-based solver. Additional experiments are carried out to further validate the accuracy and efficiency of the proposed techniques, and to demonstrate their suitability for large and multi-dielectric structures.

[1]  P. Maffezzoni,et al.  A statistical algorithm for 3D capacitance extraction , 2000 .

[2]  Luca Daniel,et al.  A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[3]  Layout and reticle verification for FPD , 2012, Other Conferences.

[4]  Qing Wang,et al.  Fast Random Walk Based Capacitance Extraction for the 3-D IC Structures With Cylindrical Inter-Tier-Vias , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Wenjian Yu,et al.  Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004 .

[6]  Wenjian Yu,et al.  Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[7]  Jacob K. White,et al.  FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Wenjian Yu RWCap2: Advanced floating random walk solver for the capacitance extraction of VLSI interconnects , 2013, 2013 IEEE 10th International Conference on ASIC.

[9]  Wenjian Yu,et al.  Efficient Space Management Techniques for Large-Scale Interconnect Capacitance Extraction With Floating Random Walks , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Rajiv V. Joshi,et al.  3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Wei Luo,et al.  An Efficient Adaptive Deadlock-Free Routing Algorithm for Torus Networks , 2012, IEEE Transactions on Parallel and Distributed Systems.

[12]  Xuan Zeng,et al.  ParAFEMCap: A Parallel Adaptive Finite-Element Method for 3-D VLSI Interconnect Capacitance Extraction , 2012, IEEE Transactions on Microwave Theory and Techniques.

[13]  Zhi Liu,et al.  RWCap: A Floating Random Walk Solver for 3-D Capacitance Extraction of Very-Large-Scale Integration Interconnects , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Dan Jiao,et al.  Linear-complexity direct finite element solver accelerated for many right hand sides , 2014, 2014 IEEE Antennas and Propagation Society International Symposium (APSURSI).

[15]  Wenjian Yu,et al.  Advanced Field-Solver Techniques for RC Extraction of Integrated Circuits , 2014 .

[16]  Weiping Shi,et al.  Fast 3-D Capacitance Extraction by Inexact Factorization and Reduction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Chi-Ok Hwang,et al.  epsilon-Shell error analysis for "Walk On Spheres" algorithms , 2003, Math. Comput. Simul..

[18]  R. B. Iverson,et al.  A stochastic algorithm for high speed capacitance extraction in integrated circuits , 1992 .

[19]  Wenjian Yu,et al.  Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain , 2004, IEEE Transactions on Microwave Theory and Techniques.

[20]  Cheng-Kok Koh,et al.  A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[21]  Keqin Li,et al.  Energy efficient scheduling of parallel tasks on multiprocessor computers , 2012, The Journal of Supercomputing.

[22]  Francisco Bernal,et al.  A Stochastic Algorithm Based on Fast Marching for Automatic Capacitance Extraction in Non-Manhattan Geometries , 2014, SIAM J. Imaging Sci..

[23]  W. Chai,et al.  Linear-Complexity Direct and Iterative Integral Equation Solvers Accelerated by a New Rank-Minimized ${\cal H}^{2}$-Representation for Large-Scale 3-D Interconnect Extraction , 2013, IEEE Transactions on Microwave Theory and Techniques.