Initial Analysis of the Proteus Architecture

The Proteus Architecture proposed a general purpose microprocessor with reconfigurable function units. The ProteanARM represents an ARM-based realisation of this concept. This paper describes the initial details of the ProteanARM architecture and demonstrates some performance benefits gained through the use of custom function units. Our examples show a promising performance increase compared to a standard ARMprocessor, with reconfiguration costs being quickly amortised.

[1]  Rainer G. Spallek,et al.  CoMPARE: A Simple Reconfigurable Processor Architecture Exploiting Instruction Level Parallelism , 1998 .

[2]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[3]  David Seal,et al.  ARM Architecture Reference Manual , 2001 .

[4]  Michael D. Smith,et al.  A high-performance microarchitecture with hardware-programmable functional units , 1994, Proceedings of MICRO-27. The 27th Annual IEEE/ACM International Symposium on Microarchitecture.

[5]  Michael Winston Dales.  The Proteus Processor - A Conventional CPU with Reconfigurable Functionality , 1999, FPL.