A Revisit to Floorplan Optimization by Lagrangian Relaxation
暂无分享,去创建一个
[1] Ting-Chi Wang,et al. An optimal algorithm for floorplan area optimization , 1990, 27th ACM/IEEE Design Automation Conference.
[2] Ernest S. Kuh,et al. Sequence-pair based placement method for hard/soft/pre-placed modules , 1998, ISPD '98.
[3] V G Andrew,et al. AN EFFICIENT IMPLEMENTATION OF A SCALING MINIMUM-COST FLOW ALGORITHM , 1997 .
[4] S. Hakimi,et al. Globally optimal floorplanning for a layout problem , 1996 .
[5] C. L. Liu,et al. A New Algorithm for Floorplan Design , 1986, DAC 1986.
[6] Stephen P. Boyd,et al. Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.
[7] Yao-Wen Chang,et al. Modern floorplanning based on fast simulated annealing , 2005, ISPD '05.
[8] Hai Zhou,et al. ACG-adjacent constraint graph for general floorplans , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[9] Evangeline F. Y. Young,et al. Twin binary sequences: a non-redundant representation for general non-slicing floorplan , 2002, ISPD '02.
[10] Stephen J. Wright,et al. Numerical Optimization , 2018, Fundamental Statistical Inference.
[11] Gene H. Golub,et al. Matrix computations , 1983 .
[12] Evangeline F. Y. Young,et al. Twin binary sequences: a non-redundant representation for general non-slicing floorplan , 2002, ISPD '02.
[13] Ronald L. Graham,et al. Revisiting floorplan representations , 2001, ISPD '01.
[14] Golub Gene H. Et.Al. Matrix Computations, 3rd Edition , 2007 .
[15] Evangeline F. Y. Young,et al. Handling soft modules in general nonslicing floorplan usingLagrangian relaxation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] R. Otten. Automatic Floorplan Design , 1982, DAC 1982.
[17] Wayne Wei-Ming Dai,et al. General floorplanning with L-shaped, T-shaped and soft blocks based on bounded slicing grid structure , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.
[18] Ting-Chi Wang,et al. Optimal floorplan area optimization , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Mokhtar S. Bazaraa,et al. Nonlinear Programming: Theory and Algorithms , 1993 .
[20] Yao-Wen Chang,et al. TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.
[21] H. Murata,et al. Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[22] Yao-Wen Chang,et al. B*-trees: a new representation for non-slicing floorplans , 2000, Proceedings 37th Design Automation Conference.
[23] C. L. Liu,et al. Area minimization for floorplans , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[24] Charlie Chung-Ping Chen,et al. Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation , 1998, ICCAD.
[25] Yoji Kajitani,et al. The quarter-state sequence (Q-sequence) to represent the floorplan and applications to layout optimization , 2000, IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394).
[26] Larry J. Stockmeyer,et al. Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..
[27] Yoji Kajitani,et al. Module placement on BSG-structure and IC layout applications , 1996, ICCAD 1996.
[28] David G. Luenberger,et al. Linear and Nonlinear Programming: Second Edition , 2003 .
[29] Takeshi Yoshimura,et al. An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.
[30] David K. Smith. Network Flows: Theory, Algorithms, and Applications , 1994 .
[31] Yici Cai,et al. Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[32] Ravindra K. Ahuja,et al. Network Flows: Theory, Algorithms, and Applications , 1993 .