Analytical Model for the Propagation Delay of Through Silicon Vias

This paper explores the modeling of the propagation delay of through silicon vias (TSVs) in 3D integrated circuits. The electrical characteristics and models of the TSVs are very crucial in enabling the analysis and CAD in 3D integrated circuits. In this paper, an analytical model for the propagation delay of the TSV as a function of its physical dimensions is proposed. The presented analytical model is in great agreement with simulations using electromagnetic field solver and lossy transmission line circuit model. Compared to earlier interconnect models, the presented analytical model provides higher accuracy and fidelity in addition to its simplicity. Hence, the presented analytical model is very useful in the analysis of 3D integrated circuits.

[1]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[2]  Junho Lee,et al.  High frequency electrical circuit model of chip-to-chip vertical via interconnection for 3-D chip stacking package , 2005, IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, 2005..

[3]  J. Joyner,et al.  Opportunities for reduced power dissipation using three-dimensional integration , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[4]  J.E. Schutt-Aine,et al.  Capacitance computations in a multilayered dielectric medium using closed-form spatial Green's functions , 1993, 1993 IEEE MTT-S International Microwave Symposium Digest.

[5]  W.B. Knowlton,et al.  Electrical characterization of through-wafer interconnects , 2004, 2004 IEEE Workshop on Microelectronics and Electron Devices.

[6]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[8]  Bryan Black,et al.  3D processing technology and its impact on iA32 microprocessors , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[9]  Kaushik Roy,et al.  Power trends and performance characterization of 3-dimensional integration , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[10]  A.S. Ergun,et al.  Electrical through-wafer interconnects with sub-picofarad parasitic capacitance [MEMS packaging] , 2001, 2001 Microelectromechanical Systems Conference (Cat. No. 01EX521).

[11]  L. Leung,et al.  Microwave characterization and modeling of high aspect ratio through-wafer interconnect vias in silicon substrates , 2005, IEEE Transactions on Microwave Theory and Techniques.

[12]  Arifur Rahman,et al.  System-level performance evaluation of three-dimensional integrated circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..