Improving board and system test: a proposal to integrate boundary scan and I/sub DDQ/

I/sub DDQ//I/sub SSQ/ testing has been a popular topic for production testing of CMOS integrated circuits (ICs). Although this type of testing shows promise for board and system level testing, there exist limitations in the implementation of such testing. This paper proposes integrating boundary scan and I/sub DDQ/ testing at the integrated circuit level so that I/sub DDQ/ testing can be accomplished at the board and system level for improved system reliability.

[1]  E. A. Amerasekera,et al.  Failure Mechanisms in Semiconductor Devices , 1987 .

[2]  Michael Nicolaidis,et al.  Design of static CMOS self-checking circuits using built-in current sensing , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[3]  Joan Figueras,et al.  Proportional BIC sensor for current testing , 1992, J. Electron. Test..

[4]  Shyh-Jye Jou,et al.  An I/sub DDQ/ based built-in concurrent test technique for interconnects in a boundary scan environment , 1994, Proceedings., International Test Conference.

[5]  Antonio Rubio,et al.  A built-in quiescent current monitor for CMOS VLSI circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[7]  Keith Baker QTAG: a standard for test fixture based I/sub DDQ//I/sub SSQ/ monitors , 1994, Proceedings., International Test Conference.

[8]  Wojciech Maly,et al.  Built-in current testing , 1992 .

[9]  Colin M. Maunder,et al.  Low power mode and IEEE 1149.1 compliance: a low power solution , 1994, Proceedings., International Test Conference.

[10]  A. Rubio,et al.  Off-chip Iddq monitor with standard test interface , 1995 .

[11]  Kenneth M. Wallquist,et al.  A General Purpose IDDQ Measurement Circuit , 1993 .

[12]  Jos van Sas,et al.  An off-chip IDDq current measurement unit for telecommunication ASICs , 1994, Proceedings., International Test Conference.

[13]  Alan Hales A serially addressable, flexible current monitor for test fixture based I/sub DDQ//I/sub SSQ/ testing , 1994, Proceedings., International Test Conference.

[14]  K. Chum,et al.  Characterization of charge accumulation and detrapping processes related to latent failure in CMOS integrated circuits , 1991, Conference Record of the 1991 IEEE Industry Applications Society Annual Meeting.