mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions

We present a run-time system for a multi-grained reconfigurable processor in order to provide a dynamic trade-off between performance and available area budgets for both fine- as well as coarse-grained reconfigurable fabrics as part of one reconfigurable processor. Our run-time system is the first implementation of its kind that dynamically selects and steers a performance-maximizing multi-grained instruction set under run-time varying constraints. It achieves a performance improvement of more than 2× compared to state-of-the-art run-time systems for multi-grained architectures. To elaborate the benefits of our approach further, we also compare it with offline- and online-optimal instruction-set selection schemes.

[1]  Andreas Moshovos,et al.  CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit , 2000, ISCA '00.

[2]  Tulika Mitra,et al.  Runtime Adaptive Extensible Embedded Processors - A Survey , 2009, SAMOS.

[3]  Gerard J. M. Smit,et al.  Overview of the 4S Project , 2005, 2005 International Symposium on System-on-Chip.

[4]  Stamatis Vassiliadis,et al.  Fine- and Coarse-Grain Reconfigurable Computing , 2007 .

[5]  Klaus D. Müller-Glaser,et al.  MORPHEUS: Heterogeneous Reconfigurable Computing , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[6]  Muhammad Shafique,et al.  KAHRISMA: A Novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array Architecture , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[7]  Programming XPP-III Processors , .

[8]  Frank Vahid,et al.  Dynamic coprocessor management for FPGA-enhanced compute platforms , 2008, CASES '08.

[9]  Will Moffat,et al.  Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[10]  Muhammad Shafique,et al.  Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set , 2008, 2008 Design, Automation and Test in Europe.

[11]  Nikil D. Dutt,et al.  Introduction of local memory elements in instruction set extensions , 2004, Proceedings. 41st Design Automation Conference, 2004..

[12]  Muhammad Shafique,et al.  Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application-Specific Platforms , 2010, J. Signal Process. Syst..

[13]  Stamatis Vassiliadis,et al.  The MOLEN polymorphic processor , 2004, IEEE Transactions on Computers.

[14]  Paul L. Master.  Reconfigurable Hardware and Software Architectural Constructs for the Enablement of Resilient Computing Systems , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[15]  Tulika Mitra,et al.  An efficient framework for dynamic reconfiguration of instruction-set customization , 2007, CASES '07.

[16]  Gerard J. M. Smit,et al.  Lessons learned from designing the MONTIUM - a coarse-grained reconfigurable processing tile , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[17]  Muhammad Shafique,et al.  A Self-Adaptive Extensible Embedded Processor , 2007, First International Conference on Self-Adaptive and Self-Organizing Systems (SASO 2007).

[18]  A. Lodi,et al.  A VLIW processor with reconfigurable instruction set for embedded applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..