An Optimized Logarithmic Converter With Equal Distribution of Relative Errors

State-of-the-art piecewise logarithmic converters employ nonuniform segments to reduce the variance of relative errors, particularly for small inputs. However, it is difficult to have an optimized algorithm to accurately choose the nonuniform segments for a required approximation error. In this brief, we present a relative error equal distribution (REED) algorithm that performs the nonuniform piecewise linear interpolation of logarithm. It is able to precisely set the nonuniform piecewise points so that the relative error of each segment is within an upper bound, and finally produce a flat relative error distribution. It can be applied to any number of segments, even if the number is not the power of 2. Experimental results show that our REED algorithm achieves over 70% reduction of average relative errors for the benchmark graphics application, compared to both the state-of-the-art uniform and nonuniform methods. Synthesis results show that our hardware resources are comparable to that of the state-of-the-art nonuniform methods.

[1]  Hoi-Jun Yoo,et al.  Power and Area-Efficient Unified Computation of Vector and Elementary Functions for Handheld 3D Graphics Systems , 2008, IEEE Transactions on Computers.

[2]  Sunil P. Khatri,et al.  A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Hoi-Jun Yoo,et al.  A Low-Power Unified Arithmetic Unit for Programmable Handheld 3-D Graphics Systems , 2007, IEEE J. Solid State Circuits.

[4]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[5]  Javier D. Bruguera,et al.  High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation , 2005, J. VLSI Signal Process..

[6]  Hoi-Jun Yoo,et al.  A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System , 2005, IEEE Journal of Solid-State Circuits.

[7]  Javier Valls-Coquillat,et al.  Low Cost Hardware Implementation of Logarithm Approximation , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Davide De Caro,et al.  Accurate Fixed-Point Logarithmic Converter , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Wan Wanggen,et al.  Error flatten logarithm approximation for graphics processing unit , 2011, ICM 2011 Proceeding.

[10]  Davide De Caro,et al.  Efficient Logarithmic Converters for Digital Signal Processing Applications , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.