A novel parallel memory organization supporting multiple access types with matched memory modules

This paper introduces a Bilinear Skewed Parallel Memory (BilisPM), which can support multiple conflict-free access types and the circular addressing in X-Y directions of the 2D space. BilisPM features matched Memory Modules (MMs) and can effectively save the on-chip area. We introduce the formal specifications of BilisPM and give its hardware implementation. Experimental results show that BilisPM can reduce the chip area by 22.7% on average (38.1% at most), and its controller consumes smaller chip area at reasonable critical path delay, as compared with the traditional schemes with unmatched MMs.

[1]  Xiaolang Yan,et al.  An optimized linear skewing interleave scheme for on-chip multi-access memory systems , 2007, GLSVLSI '07.

[2]  Dionysios I. Reisis,et al.  A Graphics Parallel Memory Organization Exploiting Request Correlations , 2010, IEEE Transactions on Computers.

[3]  Jong Won Park An Efficient Buffer Memory System for Subarray Access , 2001, IEEE Trans. Parallel Distributed Syst..

[4]  Timo Hämäläinen,et al.  A Parallel Memory System for Variable Block-Size Motion Estimation Algorithms , 2008, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  Jong Won Park Multiaccess Memory System for Attached SIMD Computer , 2004, IEEE Trans. Computers.

[6]  Stamatis Vassiliadis,et al.  Multimedia rectangularly addressable memory , 2006, IEEE Transactions on Multimedia.