A method of measuring nets routability for MCM's general area routing problems
暂无分享,去创建一个
[1] Ivan E. Sutherland,et al. How Big Should a Printed Circuit Board Be? , 1973, IEEE Transactions on Computers.
[2] William R. Heller,et al. Prediction of wiring space requirements for LSI , 1977, DAC '77.
[3] Abbas El Gamal,et al. Two-dimensional stochastic model for interconnections in master-slice integrated circuits , 1981 .
[4] W. R. Heller,et al. Wirability-designing wiring space for chips and chip packages , 1984, IEEE Design & Test of Computers.
[5] Alice C. Parker,et al. Stochastic Models for Wireability Analysis of Gate Arrays , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Joseph JáJá,et al. On routing two-terminal nets in the presence of obstacles , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Masao Sato,et al. Routability of a rubber-band sketch , 1991, 28th ACM/IEEE Design Automation Conference.
[8] Jonathan Rose,et al. A stochastic model to predict the routability of field-programmable gate arrays , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Jason Cong,et al. An Efficient Multilayer MCM Router Based on Four-Via Routing , 1993, 30th ACM/IEEE Design Automation Conference.
[10] Martine D. F. Schlag,et al. On Routability Prediction for Field-Programmable Gate Arrays , 1993, 30th ACM/IEEE Design Automation Conference.
[11] Jo Dale Carothers,et al. Mcg: a multilayer general area mcm routing algorithm , 1995 .
[12] Michael Pecht,et al. Advanced Routing of Electronic Modules , 1995 .
[13] Jason Cong,et al. An efficient multilayer MCM router based on four-via routing , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] Tomio Hirata,et al. Efficient routability checking for global wires in planar layouts , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.
[15] Kazuo Nakajima,et al. A simple and effective greedy multilayer router for MCMs , 1997, ISPD '97.