Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores

Negative Capacitance Field-Effect Transistor (NCFET) is an emerging technology that incorporates a ferroelectric layer within the transistor gate stack to overcome the fundamental limit of sub-threshold swing in transistors. Even though physics-based NCFET models have been recently proposed, system-level NCFET models do not exist and research is still in its infancy. In this work, we are the first to investigate the impact of NCFET on performance, energy and cooling costs in many-core processors. Our proposed methodology starts from accurate physics models all the way up to the system level, where the performance and power of a many-core are widely affected. Our new methodology and system-level models allow, for the first time, the exploration of the novel trade-offs between performance gains and power losses that NCFET now offers to system-level designers. We demonstrate that an optimal ferroelectric thickness does exist. In addition, we reveal that current state-of-the-art power management techniques fail when NCFET (with a thick ferroelectric layer) comes into play.

[1]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Jung Ho Ahn,et al.  The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing , 2013, TACO.

[3]  Jörg Henkel,et al.  Invasive manycore architectures , 2012, 17th Asia and South Pacific Design Automation Conference.

[4]  Jörg Henkel,et al.  HotSniper: Sniper-Based Toolchain for Many-Core Thermal Simulations in Open Systems , 2019, IEEE Embedded Systems Letters.

[5]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[6]  Jörg Henkel,et al.  Negative Capacitance Transistor to Address the Fundamental Limitations in Technology Scaling: Processor Performance , 2018, IEEE Access.

[7]  Naehyuck Chang,et al.  Energy-Optimal Dynamic Thermal Management: Computation and Cooling Power Co-Optimization , 2010, IEEE Transactions on Industrial Informatics.

[8]  Michael Hoffmann,et al.  Unveiling the double-well energy landscape in a ferroelectric layer , 2019, Nature.

[9]  Sung Kyu Lim,et al.  Full chip power benefits with negative capacitance FETs , 2017, 2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[10]  Chenming Hu,et al.  Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance—Part I: Model Description , 2016, IEEE Transactions on Electron Devices.

[11]  Yogesh Singh Chauhan,et al.  Designing energy efficient and hysteresis free negative capacitance FinFET with negative DIBL and 3.5X ION using compact modeling approach , 2016, 2016 46th European Solid-State Device Research Conference (ESSDERC).

[12]  Kai Li,et al.  The PARSEC benchmark suite: Characterization and architectural implications , 2008, 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT).

[13]  David Wentzlaff,et al.  OpenPiton: An Open Source Manycore Research Framework , 2016, ASPLOS.

[14]  Saurabh Sinha,et al.  ASAP7: A 7-nm finFET predictive process design kit , 2016, Microelectron. J..

[15]  Chenming Hu,et al.  Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance—Part II: Model Validation , 2016, IEEE Transactions on Electron Devices.

[16]  Lothar Frey,et al.  Ferroelectricity in Simple Binary ZrO2 and HfO2. , 2012, Nano letters.

[17]  R. Sporer,et al.  14nm Ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[18]  Lieven Eeckhout,et al.  Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation , 2011, 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (SC).