An FPGA Implementation of CCM Mode Using AES
暂无分享,去创建一个
[1] Jean-Didier Legat,et al. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.
[2] Semiconductor Amphion. CS5210-40 : High performance AES encryption cores , 2003 .
[3] François Charot,et al. Efficient Modular-Pipelined AES Implemenation in Counter Mode on ALTERA FPGA , 2003, FPL.
[4] Kris Gaj,et al. Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware , 2000, AES Candidate Conference.
[5] Francisco Rodríguez-Henríquez,et al. 4.2 Gbit/s single-chip FPGA implementation of AES algorithm , 2003 .
[6] Vincent Rijmen,et al. The Design of Rijndael , 2002, Information Security and Cryptography.
[7] Kris Gaj,et al. Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.
[8] John Ioannidis,et al. Using the Fluhrer, Mantin, and Shamir Attack to Break WEP , 2002, NDSS.
[9] Antonino Mazzeo,et al. An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.
[10] Vincent Rijmen,et al. The Design of Rijndael: AES - The Advanced Encryption Standard , 2002 .
[11] Russ Housley,et al. Counter with CBC-MAC (CCM) , 2003, RFC.