A LNA Design for WCDMA Application In 0.18um CMOS Process

This paper presents a design and optimization method for low noise amplifiers (LNAs), based on the minimization of the noise figure for a given power consumption. The LNA design is realized through the 0.18 mum CMOS process with the operating frequency at 2.14GHz. Simulation results show that the amplifier draws 5.36 mA from a given 1.8 V supply voltage while keeping the input/output impedance matched to 50 Omega. Furthermore, the circuit behaviors with 0.655 dB noise figure, gain of 16.64 dB, 1 dB compression point of about -12 dBm and IIP3 of 6 dBm.

[1]  Bing Wang,et al.  MOSFET thermal noise modeling for analog integrated circuits , 1994 .

[2]  Trung-Kien Nguyen,et al.  CMOS low-noise amplifier design optimization techniques , 2004, IEEE Transactions on Microwave Theory and Techniques.

[3]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.