Dynamic Reconfigurable Chips for Massive MIMO Detection

The contents of the dynamic reconfigurable chip design for detecting massive multiple-input multiple-output (MIMO) signals mainly involve the signal detection algorithm and model analysis and the reconfigurable signal detection and processing architecture design. The analysis of the signal detection algorithm mainly involves the behavior pattern analysis and parallelism of the mainstream signal detection algorithm the operator extraction and the operator frequency statistics. According to the detection algorithm features for massive MIMO signals, Sect. 6.1 analyzes the linear signal detection algorithms and the nonlinear signal detection algorithms. The reconfigurable detection processor for massive MIMO signals is customized for massive MIMO signal detection on the basis of the general reconfigurable computing architecture. Section 6.2 introduces relevant contents. One of the core advantages of the reconfigurable massive MIMO signal detection processor is that dynamic configuration is employed to meet the requirement of the massive MIMO signal detection application for flexibility. Section 6.3 introduce the reconfigurable configuration method and the configuration package design method.

[1]  Sriram R. Vangal,et al.  A 5-GHz Mesh Interconnect for a Teraflops Processor , 2007, IEEE Micro.

[2]  Bharadwaj Veeravalli,et al.  Energy-Aware Communication and Remapping of Tasks for Reliable Multimedia Multiprocessor Systems , 2012, 2012 IEEE 18th International Conference on Parallel and Distributed Systems.

[3]  Lifeng Sun,et al.  DFGNet: Mapping dataflow graph onto CGRA by a deep learning approach , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Leibo Liu,et al.  CIACP: A Correlation- and Iteration- Aware Cache Partitioning Mechanism to Improve Performance of Multiple Coarse-Grained Reconfigurable Arrays , 2017, IEEE Transactions on Parallel and Distributed Systems.

[5]  Axel Jantsch,et al.  An Analytical Latency Model for Networks-on-Chip , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Ching-Te Chiu,et al.  On the design and analysis of fault tolerant NoC architecture using spare routers , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[7]  Chen Yang,et al.  CDPM: Context-Directed Pattern Matching Prefetching to Improve Coarse-Grained Reconfigurable Array Performance , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Zhiyi Yu,et al.  Low-Power Multicore Processor Design With Reconfigurable Same-Instruction Multiple Process , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Russell Tessier,et al.  Reconfigurable Computing Architectures , 2015, Proceedings of the IEEE.

[10]  Leibo Liu,et al.  Memory fartitioning-based modulo scheduling for high-level synthesis , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[11]  Hamid R. Zarandi,et al.  A Reliability-Aware Multi-application Mapping Technique in Networks-on-Chip , 2013, 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[12]  Sheng Zhou,et al.  Algorithm and Architecture of a Low-Complexity and High-Parallelism Preprocessing-Based K -Best Detector for Large-Scale MIMO Systems , 2018, IEEE Transactions on Signal Processing.

[13]  Xiaohu You,et al.  A split pre-conditioned conjugate gradient method for massive MIMO detection , 2017, 2017 IEEE International Workshop on Signal Processing Systems (SiPS).

[14]  Chenchen Deng,et al.  A Multi-Objective Model Oriented Mapping Approach for NoC-based Computing Systems , 2017, IEEE Transactions on Parallel and Distributed Systems.

[15]  Sabih H. Gerez,et al.  Algorithms for VLSI design automation , 1998 .

[16]  Gunter Bolch,et al.  Queueing Networks and Markov Chains , 2005 .

[17]  Radu Marculescu,et al.  FARM: Fault-aware resource management in NoC-based multiprocessor platforms , 2011, 2011 Design, Automation & Test in Europe.

[18]  Abdullah Atalar,et al.  BilRC: An Execution Triggered Coarse Grained Reconfigurable Architecture , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Ahmed Ben Achballah,et al.  Problems and challenges of emerging technology networks-on-chip: A review , 2017, Microprocess. Microsystems.

[20]  Shouyi Yin,et al.  A 1.58 Gbps/W 0.40 Gbps/mm2 ASIC Implementation of MMSE Detection for $128\times 8~64$ -QAM Massive MIMO in 65 nm CMOS , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Peng Zhang,et al.  Low-Computing-Load, High-Parallelism Detection Method Based on Chebyshev Iteration for Massive MIMO Systems With VLSI Architecture , 2017, IEEE Transactions on Signal Processing.

[22]  Luca Benini,et al.  Analysis of power consumption on switch fabrics in network routers , 2002, DAC '02.

[23]  Tom Goldstein,et al.  Data Detection in Large Multi-Antenna Wireless Systems via Approximate Semidefinite Relaxation , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Andrew B. Kahng,et al.  ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[25]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[26]  Chenchen Deng,et al.  An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Chenchen Deng,et al.  Reliability-aware mapping for various NoC topologies and routing algorithms under performance constraints , 2014, Science China Information Sciences.

[28]  Om Prakash Yadav,et al.  Energy and reliability oriented mapping for regular Networks-on-Chip , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[29]  Hamid R. Zarandi,et al.  A fault-aware low-energy spare core allocation in networks-on-chip , 2012, NORCHIP 2012.

[30]  Chenchen Deng,et al.  TLIA: Efficient Reconfigurable Architecture for Control-Intensive Kernels with Triggered-Long-Instructions , 2016, IEEE Transactions on Parallel and Distributed Systems.

[31]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[32]  Radu Marculescu,et al.  Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures , 2003, DATE.

[33]  Leibo Liu,et al.  Low-Power Reconfigurable Processor Utilizing Variable Dual $V_{\rm DD}$ , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[34]  David Wentzlaff,et al.  Energy characterization of a tiled architecture processor with on-chip networks , 2003, ISLPED '03.

[35]  Jian Weng,et al.  Minimizing pipeline stalls in distributed-controlled coarse-grained reconfigurable arrays with Triggered Instruction issue and execution , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[36]  Chenchen Deng,et al.  A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Gary J. Sullivan,et al.  Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.

[38]  Joseph R. Cavallaro,et al.  Large-Scale MIMO Detection for 3GPP LTE: Algorithms and FPGA Implementations , 2014, IEEE Journal of Selected Topics in Signal Processing.

[39]  Martin Radetzki,et al.  Fault Tolerant Network on Chip Switching With Graceful Performance Degradation , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[40]  Kathryn A. Dowsland,et al.  Simulated Annealing , 1989, Encyclopedia of GIS.

[41]  Hao Wu,et al.  Run-Time Reconfiguration to Tolerate Core Failures for Real-Time Embedded Applications on NoC Manycore Platforms , 2013, 2013 IEEE 10th International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing.