Logic Suitability of 50-nm $\hbox{In}_{0.7} \hbox{Ga}_{0.3}\hbox{As}$ HEMTs for Beyond-CMOS Applications
暂无分享,去创建一个
Dae-Hyun Kim | Kwang-Seok Seo | J.A. del Alamo | Jae-Hak Lee | Daehyun Kim | J. D. del Alamo | K. Seo | Jaehak Lee
[1] Tetsuya Suemitsu,et al. High-performance 0.1-/spl mu/m gate enhancement-mode InAlAs/InGaAs HEMT's using two-step recessed gate technology , 1999 .
[2] M. Radosavljevic,et al. Drain voltage scaling in carbon nanotube transistors , 2003, cond-mat/0305570.
[3] Sub-half-micrometer pseudomorphic InP/In/sub x/Ga/sub 1-x/As/InP HEMT's (0.74/spl les/x/spl les/0.81) with very high f/sub T/ values , 1995, IEEE Electron Device Letters.
[4] C. Caneau,et al. 0.3-μm gate-length enhancement mode InAlAs/InGaAs/InP high-electron mobility transistor , 1997, IEEE Electron Device Letters.
[5] Charles M. Lieber,et al. Epitaxial core–shell and core–multishell nanowire heterostructures , 2002, Nature.
[6] Richard Martel,et al. Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes , 2002 .
[7] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[8] P. Packan,et al. A comparison of state-of-the-art NMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[9] Y. Yamashita,et al. InP-Based High Electron Mobility Transistors with a Very Short Gate-Channel Distance , 2003 .
[10] K. Murata,et al. 100-Gb/s multiplexing and demultiplexing IC operations in InP HEMT technology , 2004, IEEE Journal of Solid-State Circuits.
[11] Kwang-Seok Seo,et al. Beyond-CMOS: Impact of Side-Recess Spacing on the Logic Performance of 50 ㎚ In 0.7 Ga 0.3 As HEMTs , 2006 .
[12] R. Lai,et al. InP HEMT and HBT applications beyond 200 GHz , 2002, Conference Proceedings. 14th Indium Phosphide and Related Materials Conference (Cat. No.02CH37307).
[13] M. Lundstrom,et al. Performance analysis and design optimization of near ballistic carbon nanotube field-effect transistors , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[14] H.-C. Sun,et al. A high-gain monolithic D-band InP HEMT amplifier , 1998, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 20th Annual. Technical Digest 1998 (Cat. No.98CH36260).
[15] Daehyun Kim,et al. Suppression of kink phenomenon in ultra-high-speed strained InAs- inserted E-mode HEMTs with a new 0.1 /spl mu/m Y-shaped Pt-buried gate and their impacts on device performance , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[16] R. Chau. Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004 .
[17] S. Datta,et al. Novel InSb-based quantum well transistors for ultra-high speed, low power logic applications , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..
[18] Kwang-Seok Seo,et al. Performance Evaluation of 50 nm In0.7Ga0.3As HEMTs For Beyond-CMOS Logic Applications , 2005 .
[19] Y. Yamashita,et al. Pseudomorphic In/sub 0.52/Al/sub 0.48/As/In/sub 0.7/Ga/sub 0.3/As HEMTs with an ultrahigh f/sub T/ of 562 GHz , 2002, IEEE Electron Device Letters.
[20] M. Bohr. Nanotechnology goals and challenges for electronic applications , 2002 .