Diagnosis algorithms for a reconfigurable and defect tolerant JTAG scan chain in large area integrated circuits

Abstract A set of routing algorithms is proposed to diagnose multiple defects in a class of reconfigurable and defect tolerant JTAG scan chains. These algorithms find a maximum number of functional elements with a minimum set of paths with an affordable reconfiguration time. A heuristic dichotomic search algorithm is applied on the nonfunctional paths to accurately locate defective elements. Experiments demonstrate that our algorithms accurately pinpoint 99.1% of single defects and 71% of multiple defects when eight defects were randomly injected. They were also successfully applied on a large area integrated circuit where multiple clusters of defects were located.

[1]  R. E. Langford,et al.  The application and validation of a new robust windowing method for the Poisson yield model , 2001, 2001 IEEE/SEMI Advanced Semiconductor Manufacturing Conference (IEEE Cat. No.01CH37160).

[2]  Wu-Tung Cheng,et al.  Intermittent scan chain fault diagnosis based on signal probability analysis , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  J. Otterstedt,et al.  A 16.6 cm/sup 2/ large area integrated circuit consisting of 9 video signal processors , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[4]  Joe E. Brewer.  Promise and Pitfalls of WSI , 1989 .

[5]  R. J. McNulty,et al.  Partner SRLs for improved shift register diagnostics , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[6]  TingTing Hwang,et al.  Utilizing Circuit Structure for Scan Chain Diagnosis , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Frank O. Hadlock,et al.  A shortest path algorithm for grid graphs , 1977, Networks.

[9]  F. Rubin,et al.  The Lee Path Connection Algorithm , 1974, IEEE Transactions on Computers.

[10]  Sandip Kundu,et al.  On diagnosis of faults in a scan-chain , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[11]  S. Narayanan,et al.  An efficient scheme to diagnose scan chains , 1997, Proceedings International Test Conference 1997.

[12]  Jiri Soukup.  Maze router without a grid map , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[13]  Israel Koren,et al.  On the effect of floorplanning on the yield of large area integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Wu-Tung Cheng,et al.  Survey of Scan Chain Diagnosis , 2008, IEEE Design & Test of Computers.

[15]  Yves Blaquière,et al.  Defect diagnosis algorithms for a field programmable interconnect network embedded in a Very Large Area Integrated Circuit , 2015, 2015 IEEE 21st International On-Line Testing Symposium (IOLTS).

[16]  Yu Huang,et al.  On designing two-dimensional scan architecture for test chips , 2017, 2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[17]  Mohamad Sawan,et al.  A Configurable Multi-Rail Power and I/O Pad Applied to Wafer-Scale Systems , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Yu Hu,et al.  Diagnosis and Layout Aware (DLA) Scan Chain Stitching , 2015, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Yvon Savaria,et al.  A Wafer-Scale Rapid Electronic Systems Prototyping Platform , 2011 .

[20]  Yvon Savaria,et al.  Faults diagnosis methodology for the WaferNet interconnection network , 2009, 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference.

[21]  R. E. Langford,et al.  Negative binomial yield model parameter extraction using wafer probe bin map data , 1998, Proceedings 1998 Hong Kong Electron Devices Meeting (Cat. No.98TH8368).

[22]  Yves Blaquière,et al.  Design and validation of a novel reconfigurable and defect tolerant JTAG scan chain , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[23]  Y. Blaquiere,et al.  An active reconfigurable circuit board , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.

[24]  Virendra Singh,et al.  A low cost technique for scan chain diagnosis , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[25]  Geetani Edirisooriya,et al.  Diagnosis of scan path failures , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[26]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .