The Cross-Coupled Pair?Part III [A Circuit for All Seasons]

In this article, we study applications of the cross-coupled pair (XCP) in analog and RF circuits. The XCP can serve as a negative resistance or a negative impedance converter in small-signal operation, or a regenerative circuit in large-signal operation.

[1]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[2]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .

[3]  J.M.F. van Dijk,et al.  Differential split-level CMOS logic for sub-nanoseconds speeds , 1985 .

[4]  M. Steyaert,et al.  A CMOS 10GHz voltage controlled LC-oscillator with integrated high-Q inductor , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[5]  E. Doering,et al.  Storage array and sense/refresh circuit for single-transistor memory cells , 1972 .

[6]  Behzad Razavi,et al.  40-Gb/s amplifier and ESD protection circuit in 0.18-/spl mu/m CMOS technology , 2004, IEEE Journal of Solid-State Circuits.

[7]  Balth. van der Pol Jun..  LXXXVIII. On “relaxation-oscillations” , 1926 .

[8]  A. Mohsen,et al.  A 80ns 64K DRAM , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Qiuting Huang,et al.  A 1GHz, 1.5V Monolithic LC Oscillator in 1-μm CMOS , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.

[10]  Henri Abraham,et al.  Mesure en valeur absolue des périodes des oscillations électriques de haute fréquence , 1919 .

[11]  Arthur W. Burks.  Electronic Computing Circuits of the ENIAC , 1947 .

[12]  P. Kinget,et al.  0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[13]  J. Peterson.  A monolithic, fully parallel, 8b A/D converter , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  A. Renninger,et al.  A 16K dynamic RAM , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  D. J. Kinniment,et al.  Synchronisation and arbitration circuits in digital systems , 1976 .

[16]  Behzad Razavi,et al.  A 300-GHz Fundamental Oscillator in 65-nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[17]  J. Bock,et al.  42 GHz static frequency divider in a Si/SiGe bipolar technology , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[18]  Paul R. Gray,et al.  A 1.9-GHz, 1-W CMOS class-E power amplifier for wireless communications , 1999 .

[19]  S. Kohyama,et al.  A 64Kb CMOS RAM , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[20]  Luca Fanori,et al.  3.3GHz DCO with a frequency resolution of 150Hz for All-digital PLL , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[21]  J. Lee,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 /spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[22]  A. Mazzanti,et al.  Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise , 2008, IEEE Journal of Solid-State Circuits.

[23]  J. Schlageter,et al.  A 4K static 5-V RAM , 1976, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[24]  Payam Heydari,et al.  Design of ultra high-speed CMOS CML buffers and latches , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[25]  M.A.T. Sanduleanu,et al.  1GHz tuning range, low phase noise, LC oscillator with replica biasing common-mode control and quadrature outputs , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[26]  J. Yamada,et al.  Submicron VLSI memory circuits , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[27]  J.N. Burghartz,et al.  A 3 V 4 GHz nMOS voltage-controlled oscillator with integrated resonator , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[28]  G. Li Puma,et al.  A 2-GHz low-phase-noise integrated LC-VCO set with flicker-noise upconversion minimization , 2000, IEEE Journal of Solid-State Circuits.

[29]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.