Reducing analogue fault-simulation time by using ifigh-level modelling in dotss for an industrial design

A crucial issue for using defect-oriented testing in analogue testing is how to reduce the massive faultsimulation time. One solution to this problem is to use high-level models in the fault simulation. However, the high-level model used in fault simulations has diferent requirements as compared to the high-level model normally used in IC design. This is because the behaviour of the faulty block is unknown and it is possible that it works totally diflerent from the fault-ffee one. In this paper, a new general structure of a high-level model with three stages is proposed. The approach has been applied to the RECEIVER block of an industrial chip. The fault simulations with this high-level model have been carried out with Dotss, an industrial analogue fault simulation and test optimisation tool based on defect-oriented testing. The results show that this kind of high-level models can work properly in fault simulations and effectively reduce the fault-simulation time.

[1]  Y. Xing.  Defect-oriented testing of mixed-signal ICs: some industrial experience , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Rob A. Rutenbar,et al.  A Macromodeling Algorithm for Analog Circuits , 2002 .

[3]  L. Milor,et al.  Performance modeling using additive regression splines , 1995 .

[4]  Sule Ozev,et al.  Test synthesis for mixed-signal SOC paths , 2000, DATE '00.

[5]  Manoj Sachdev.  Defect Oriented Testing for CMOS Analog and Digital Circuits , 1997 .

[6]  Wim Kruiskamp,et al.  Behavioral and macro modeling using piecewise linear techniques , 1996 .

[7]  Sorin A. Huss,et al.  A systems theoretic approach to behavioural modeling and simulation of analog functional blocks , 1998, Proceedings Design, Automation and Test in Europe.

[8]  Nur Engin,et al.  Practical implementation of defect-oriented testing for a mixed-signal class-D amplifier , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[9]  Kwang-Ting Cheng,et al.  Fault macromodeling for analog/mixed-signal circuits , 1997, Proceedings International Test Conference 1997.

[10]  Hans G. Kerkhoff,et al.  Structural Test Generation for Embedded Analog Macros , 1998 .

[11]  Nur Engin,et al.  Linking Mixed-Signal Design and Test: Generation and Evaluation of Specification-Based Tests , 2000 .

[12]  Mark Zwolinski,et al.  Fault Modeling and Simulation Using VHDL-AMS , 1998 .

[13]  Jerzy J. Dabrowski.  Functional-level analog macromodeling with piecewise linear signals , 1995, EURO-DAC '95/EURO-VHDL '95.

[14]  Prashant Goteti,et al.  Hierarchy based statistical fault simulation of mixed-signal ICs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Steffen Rochel.  Behavioral modeling and simulation of mixed-signal circuits , 1995 .

[16]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .