System architecture directions for networked sensors

Technological progress in integrated, low-power, CMOS communication devices and sensors makes a rich design space of networked sensors viable. They can be deeply embedded in the physical world and spread throughout our environment like smart dust. The missing elements are an overall system architecture and a methodology for systematic advance. To this end, we identify key requirements, develop a small device that is representative of the class, design a tiny event-driven operating system, and show that it provides support for efficient modularity and concurrency-intensive operation. Our operating system fits in 178 bytes of memory, propagates events in the time it takes to copy 1.25 bytes of memory, context switches in the time it takes to copy 6 bytes of memory and supports two level scheduling. The analysis lays a groundwork for future architectural advances.

[1]  Larry L. Peterson,et al.  The x-Kernel: An Architecture for Implementing Network Protocols , 1991, IEEE Trans. Software Eng..

[2]  Jon Beecroft,et al.  Meiko CS-2 Interconnect Elan-Elite Design , 1994, Parallel Comput..

[3]  Gregory J. Pottie,et al.  Wireless integrated network sensors , 2000, Commun. ACM.

[4]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[5]  Joseph A. Paradiso,et al.  Parasitic power harvesting in shoes , 1998, Digest of Papers. Second International Symposium on Wearable Computers (Cat. No.98EX215).

[6]  David E. Culler,et al.  Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine , 1991, ASPLOS IV.

[7]  Kristofer S. J. Pister,et al.  Optical communication link using micromachined corner cube reflector , 1997, Photonics West.

[8]  Luciano Lavagno,et al.  Synthesis of Software Programs for Embedded Control Applications , 1999, 32nd Design Automation Conference.

[9]  Thomas D. Burd,et al.  The simulation and evaluation of dynamic voltage scaling algorithms , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[10]  Donald Yeung,et al.  THE MIT ALEWIFE MACHINE: A LARGE-SCALE DISTRIBUTED-MEMORY MULTIPROCESSOR , 1991 .

[11]  ドキュメントシステム Microsoft Windows CEプログラマーズガイド , 1998 .

[12]  Andy Hopper,et al.  Active badges and personal interactive computing objects , 1992 .

[13]  John S. Heidemann,et al.  Implementation of the Ficus Replicated File System , 1990, USENIX Summer.

[14]  Larry L. Peterson,et al.  Scout: a communications-oriented operating system , 1995, Proceedings 5th Workshop on Hot Topics in Operating Systems (HotOS-V).

[15]  Douglas C. Schmidt,et al.  Measuring the impact of event dispatching and concurrency models on Web server performance over high-speed networks , 1997, GLOBECOM 97. IEEE Global Telecommunications Conference. Conference Record.

[16]  Bradley C. Kuszmaul,et al.  Cilk: an efficient multithreaded runtime system , 1995, PPOPP '95.

[17]  James McLurkin Algorithms for Distributed Sensor Networks , 2000 .

[18]  Seth Copen Goldstein,et al.  Active messages: a mechanism for integrating communication and computation , 1998, ISCA '98.

[19]  Rüdiger Esser,et al.  Intel Paragon XP/S - Architecture and Software Enviroment , 1993, Supercomputer.

[20]  Kristofer S. J. Pister,et al.  Preliminary circuits for Smart Dust , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).

[21]  Dan Hildebrand,et al.  An Architectural Overview of QNX , 1992, USENIX Workshop on Microkernels and Other Kernel Architectures.

[22]  John S. Heidemann,et al.  File-system development with stackable layers , 1994, TOCS.

[23]  Luciano Lavagno,et al.  Synthesis of software programs for embedded control applications , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Andy Hopper,et al.  Piconet: embedded mobile networking , 1997, IEEE Wirel. Commun..

[25]  Seth Copen Goldstein,et al.  Active messages: a mechanism for integrating communication and computation , 1998, ISCA '98.

[26]  Anoop Gupta,et al.  Parallel computer architecture - a hardware / software approach , 1998 .

[27]  Scott Shenker,et al.  Scheduling for reduced CPU energy , 1994, OSDI '94.