Random dynamic voltage scaling design to enhance security of NCL S-box
暂无分享,去创建一个
Yong-Bin Kim | Minsu Choi | Yiyu Shi | Jun Wu | Chunchun Sui
[1] Laurent Fesquet,et al. Dynamic Voltage Scheduling for Real Time Asynchronous Systems , 2002, PATMOS.
[2] Bart Preneel. Proceedings of the The Cryptographer's Track at the RSA Conference on Topics in Cryptology , 2002 .
[3] William Stallings,et al. THE ADVANCED ENCRYPTION STANDARD , 2002, Cryptologia.
[4] Yong-Bin Kim,et al. Low-power side-channel attack-resistant asynchronous S-box design for AES cryptosystems , 2010, GLSVLSI '10.
[5] Narayanan Vijaykrishnan,et al. Power attack resistant cryptosystem design: a dynamic voltage and frequency switching approach , 2005, Design, Automation and Test in Europe.
[6] V L Sreenivaas,et al. Notice of Violation of IEEE Publication PrinciplesA novel Dynamic Voltage Scaling technique for low-power FPGA systems , 2010, 2010 International Conference on Signal Processing and Communications (SPCOM).
[7] Minsu Choi,et al. FPGA-based measurement and evaluation of power analysis attack resistant asynchronous S-Box , 2011, 2011 IEEE International Instrumentation and Measurement Technology Conference.
[8] Thomas D. Burd,et al. Design issues for Dynamic Voltage Scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).
[9] Xilinx Family. Efficient Shift Registers, LFSR Counters, and Long Pseudo- Random Sequence Generators , 1996 .
[10] S. Saravanan,et al. Performance Analysis of DVS Algorithms for Reducing Processor Energy Consumption , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).
[11] David Blaauw,et al. Reducing pipeline energy demands with local DVS and dynamic retiming , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[12] R.W. Brodersen,et al. A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.
[13] Jia Di,et al. Designing Asynchronous Circuits using NULL Convention Logic (NCL) , 2009, Designing Asynchronous Circuits using NULL Convention Logic.
[14] Farshad Firouzi,et al. Reliability-Aware Dynamic Voltage and Frequency Scaling , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.
[15] Elisabeth Oswald,et al. An ASIC Implementation of the AES SBoxes , 2002, CT-RSA.
[16] Mark Zwolinski,et al. Evaluation of Dynamic Voltage and Frequency Scaling as a Differential Power Analysis Countermeasure , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[17] Taewhan Kim,et al. Optimal integration of inter-task and intra-task dynamic voltage scaling techniques for hard real-time applications , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[18] Jhimli Mitra,et al. A Projection Based Statistical Approach for Handwritten Character Recognition , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).
[19] Warren P. Snapp,et al. Ultralow-Power Operation in Subthreshold Regimes Applying Clockless Logic , 2010, Proceedings of the IEEE.