Design of two-terminal PNPN diode for high-density and high-speed memory applications

A vertical two-terminal silicon PNPN diode is presented for use in a high-density memory cell. The device design for high-speed operations was studied with experiments and calibrated simulations, which proves that the proposed memory cell can be operated at nanosecond range. The static and dynamic power dissipations were also studied, which indicated the availability of the proposed memory cell for VLSI applications. Moreover,thememorycelliscompatiblewithCMOSprocess,haslittleimpactfromprocessvariation,andhasgoodreliability.