Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet processing circuits on this platform are implemented as Dynamic Hardware Plugin (DHP) modules that fit within a specific region of an FPGA device. The PARBIT tool has been developed to transform and restructure bitfiles created by standard computer aided design tools into partial bitsteams that program DHPs. The methodology allows the platform to hot-swap application-specific DHP modules without disturbing the operation of the rest of the system.

[1]  David E. Taylor,et al.  Generalized RAD Module Interface Specification of the Field-programmable Port eXtender (FPX) Version 2.0 , 2001 .

[2]  Martin Turner,et al.  An FPGA-based hardware accelerator for image processing , 1994 .

[3]  Scott Hauck,et al.  The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.

[4]  John W. Lockwood,et al.  PARBIT: A Tool to Transform Bitfiles to Implement Partial Reconfiguration of Field Programmable Gate Arrays (FPGAs) , 2001 .

[5]  John W. Lockwood.  Evolvable Internet hardware platforms , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[6]  Brad L. Hutchings,et al.  Implementation Approaches for Reconfigurable Logic Applications , 1995, FPL.

[7]  John W. Lockwood,et al.  Field programmable port extender (FPX) for distributed routing and queuing , 2000, FPGA '00.

[8]  Axel Jantsch,et al.  A Dynamically Reconfigurable FPGA-based Content Addressable Memory for IP Characterization , 2000 .

[9]  Dzung T. Hoang,et al.  Searching genetic databases on Splash 2 , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[10]  Scott McMillan,et al.  Partial Run-Time Reconfiguration Using JRTR , 2000, FPL.

[11]  Brad Hutchings,et al.  Designing a partially reconfigured system , 1995, Optics East.

[12]  Jonathan M. Smith,et al.  Protocol boosters: applying programmability to network infrastructures , 1998 .

[13]  Li Li,et al.  Design of a Flexible Open Platform for High Performance Active Networks , 1999 .

[14]  P. Bertin,et al.  PAM programming environments: practice and experience , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[15]  John W. Lockwood,et al.  Reprogrammable network packet processing on the field programmable port extender (FPX) , 2001, FPGA '01.