Recent Developments in Design Automation

In this paper we review some of the recent developments in the automated design and analysis of digital systems. The areas of gate level simulation, synthesis, partitioning, interconnection and fault test generation are discussed, and new algorithms in each of these areas are presented and compared.

[1]  Howard Handler,et al.  Monte Carlo Solution of Partial Differential Equations Using a Hybrid Computer , 1967, IEEE Trans. Electron. Comput..

[2]  Arnold Weinberger,et al.  Formal Procedures for Connecting Terminals with a Minimum Total Wire Length , 1957, JACM.

[3]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[4]  James S. Jephson,et al.  A Three-Value Computer Design Verification System , 1969, IBM Syst. J..

[5]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[6]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[7]  Donald L. Dietmeyer,et al.  Logic Design Automation of Fan-In Limited NAND Networks , 1969, IEEE Transactions on Computers.

[8]  Stephen A. Szygenda,et al.  A model and implementation of a universal time delay simulator for large digital nets , 1970, AFIPS '70 (Spring).

[9]  D. L. Caskey,et al.  ACCEL: Automated circuit card etching layout , 1967 .

[10]  Melvin A. Breuer.  Recent developments in the automated design and analysis of digital systems , 1972 .

[11]  Dave Hightower.  A solution to line-routing problems on the continuous plane , 1969, DAC '69.

[12]  C. H. Mays,et al.  Automatic Test Generation Methods for Large Scale Integrated Logic , 1967 .

[13]  Melvin A. Breuer,et al.  Heuristic switching expression simplification , 1968, ACM National Conference.

[14]  Eugene L. Lawler,et al.  Module Clustering to Minimize Delay in Digital Networks , 1969, IEEE Transactions on Computers.

[15]  Stanley Lass.  Automated printed circuit routing with a stepping aperture , 1969, CACM.

[16]  Robert B. Hitchcock.  Cellular wiring and the cellular modeling technique , 1969, DAC '69.

[17]  Donald L. Dietmeyer,et al.  A Digital System Design Language (DDL) , 1968, IEEE Transactions on Computers.

[18]  Mu Yue Hsiao,et al.  Boolean Difference for Fault Detection in Asynchronous Sequential Machines , 1971, IEEE Transactions on Computers.

[19]  Eugenio Morreale,et al.  Partitioned List Algorithms for Prime Implicant Determination from Canonical Forms , 1967, IEEE Trans. Electron. Comput..

[20]  Donald L. Dietmeyer,et al.  Computer Reduction of Two-Level, Multiple-Output Switching Circuits , 1969, IEEE Transactions on Computers.

[21]  Edward B. Eichelberger,et al.  Hazard Detection in Combinational and Sequential Switching Circuits , 1965, IBM J. Res. Dev..

[22]  H. Pollak,et al.  Steiner Minimal Trees , 1968 .

[23]  Robert J. Linhardt,et al.  System Utilization of Large-Scale Integration , 1967, IEEE Trans. Electron. Comput..

[24]  Maurice Hanan,et al.  A review of the placement and quadratic assignment problems , 1972 .

[25]  Lee R. Taylor,et al.  A general purpose design automation file system , 1967, DAC.

[26]  Roy L. Russo,et al.  ALMS: Automated logic mapping system , 1971, DAC '71.

[27]  Theodore D. Friedman,et al.  Methods Used in an Automatic Logic Design Generator (ALERT) , 1969, IEEE Transactions on Computers.

[28]  Robert Vichnevetsky.  Error Analysis in the Computer Simulation of Dynamic Systems: Variational Aspects of the Problem , 1967, IEEE Trans. Electron. Comput..

[29]  Melvin A. Breuer.  The application of integer programming in design automation , 1966, DAC.

[30]  M. H. MacDougall.  Computer System Simulation: An Introduction , 1970, CSUR.

[31]  Donald L. Dietmeyer,et al.  A Computer-Oriented Factoring Algorithm for NOR Logic Design , 1965, IEEE Trans. Electron. Comput..

[32]  Roy L. Russo.  On the Tradeoff Between Logic Performance and Circuit-to-Pin Ratio for LSI , 1972, IEEE Transactions on Computers.

[33]  Angus R. Mckay.  Comment on "Computer-Aided Design: Simulation of Digital Design Logic" , 1969, IEEE Trans. Computers.

[34]  Sheldon B. Akers,et al.  A Modification of Lee's Path Connection Algorithm , 1967, IEEE Trans. Electron. Comput..

[35]  J. Paul Roth,et al.  A Heuristic Algorithm for the Testing of Asynchronous Circuits , 1971, IEEE Transactions on Computers.

[36]  F. F. Kuo.  Network analysis by digital computer , 1966 .

[37]  Donald L. Dietmeyer,et al.  Translation of a DDL Digital System Specification to Boolean Equations , 1969, IEEE Transactions on Computers.

[38]  G. Waldbaum,et al.  A Note on State Minimization of Asynchronous Sequential Functions , 1967, IEEE Trans. Electron. Comput..

[39]  R. J. Suhocki,et al.  Design and Use of Fault Simulation for Saturn Computer Design , 1967, IEEE Trans. Electron. Comput..

[40]  Melvin A. Breuer.  A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential Circuits , 1971, IEEE Transactions on Computers.

[41]  Shen Lin.  Computer solutions of the traveling salesman problem , 1965 .

[42]  Melvin A. Breuer,et al.  Functional Partitioning and Simulation of Digital Circuits , 1970, IEEE Transactions on Computers.

[43]  M. Hanan,et al.  On Steiner’s Problem with Rectilinear Distance , 1966 .

[44]  S.,et al.  An Efficient Heuristic Procedure for Partitioning Graphs , 2022 .