Why is CMOS scaling coming to an END?
暂无分享,去创建一个
S. Hamdioui | N.Z. Haron | S. Hamdioui | N. Haron | N. Haron
[1] Mark S. Lundstrom,et al. APPLIED PHYSICS: Enhanced: Moore's Law Forever? , 2003 .
[2] S. Hillenius. The future of silicon microelectronics , 2004, 2004 IEEE Workshop on Microelectronics and Electron Devices.
[3] Yuan Taur,et al. Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.
[4] M. Liu,et al. Scaling Limit of CMOS Supply Voltage from Noise Margin Considerations , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.
[5] Armin W. Wieder,et al. CMOS technology trends and economics , 1992, IEEE Micro.
[6] H. Iwai. Future of CMOS technology , 2004, 2004 Semiconductor Manufacturing Technology Workshop Proceedings (IEEE Cat. No.04EX846).
[7] Yuan Taur,et al. CMOS design near the limit of scaling , 2002 .
[8] A. Forestier,et al. Limits to voltage scaling from the low power perspective , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).
[9] Gordon E. Moore. Cramming more components onto integrated circuits With unit cost falling as the number of components per circuit rises , by 1975 economics may dictate squeezing as many as 65 , 000 components on a single silicon chip , .
[10] Hiroshi Iwai. CMOS scaling for sub-90 nm to sub-10 nm , 2004, 17th International Conference on VLSI Design. Proceedings..
[11] S. Tyagi. Moore's Law: A CMOS Scaling Perspective , 2007, 2007 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits.
[12] Lloyd R. Harriott,et al. Limits of lithography , 2001, Proc. IEEE.
[13] David J. Frank,et al. Power-constrained CMOS scaling limits , 2002, IBM J. Res. Dev..
[14] T. Skotnicki,et al. The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance , 2005, IEEE Circuits and Devices Magazine.
[15] Tze-Chiang Chen,et al. Overcoming research challenges for CMOS scaling: industry directions , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.
[16] Karl Goser,et al. Nanoelectronics and Nanosystems: From Transistors to Molecular and Quantum Devices , 2003 .
[17] Robert S. Chau. Advanced Metal Gate/High-K Dielectric Stacks for High-Performance CMOS Transistors , 2004 .
[18] J.E. Brewer,et al. Emerging research logic devices , 2005, IEEE Circuits and Devices Magazine.
[19] Douglas A. Buchanan,et al. Scaling the gate dielectric: Materials, integration, and reliability , 1999, IBM J. Res. Dev..
[20] Edward J. Nowak,et al. Maintaining the benefits of CMOS scaling when scaling bogs down , 2002, IBM J. Res. Dev..
[21] Andrew B. Kahng,et al. Manufacturing-aware physical design , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).
[22] Roger Fabian W. Pease,et al. Lithography and Other Patterning Techniques for Future Electronics , 2008, Proceedings of the IEEE.
[23] Brady Benware. Achieving sub 100 DPPM defect levels on VDSM and nanometer ASICs , 2004, 2004 International Conferce on Test.
[24] Siva G. Narendra,et al. Challenges and design choices in nanoscale CMOS , 2005, JETC.
[25] Rainer Waser,et al. Nanoelectronics and Information Technology: Advanced Electronic Materials and Novel Devices , 2003 .
[26] R. Dennard,et al. Design of micron MOS switching devices , 1972 .
[27] Karl Goser,et al. Nanoelectronics and Nanosystems , 2004 .