Matching analysis of deposition defined 50-nm MOSFET's

NMOS- and PMOS-transistors with geometries down to 50 nm are fabricated by conventional optical lithography using a deposition- and etchback technique for masking the polysilicon layer. The significant process steps, especially the specific gate definition process and the doping of the source/drain-extensions, are explained. These transistors are then characterized and proceedings to increase their performance are suggested. The local and global matching of sub-100-nm transistors is analyzed by a large number of measurements and compared to typical literature values and simulations. The law of area (/spl sigma/V/sub T//spl prop/1//spl radic/(W/spl middot/L)) is confirmed for device dimensions from W/L=10 /spl mu/m/1 /spl mu/m down to W/L=1 /spl mu/m/50 nm. Based on this law of area, considerations to reduce the threshold voltage scattering for sub-100-nm transistors will be suggested.

[1]  G. Temes,et al.  Random errors in MOS capacitors , 1982 .

[2]  Gabor C. Temes,et al.  Random error effects in matched MOS capacitors and current sources , 1984 .

[3]  Characterisation of sub-100 nm-MOS-transistors processed by optical lithography and a sidewall-etchback technique , 1996 .

[4]  Michel Steyaert,et al.  Threshold voltage mismatch in short-channel MOS transistors , 1994 .

[5]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[6]  T. Mikolajick,et al.  Influence of statistical dopant fluctuations on MOS transistors with deep submicron channel lengths , 1993 .

[7]  H. Wong,et al.  Three-dimensional "atomistic" simulation of discrete random dopant distribution effects in sub-0.1 /spl mu/m MOSFET's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[8]  H. Iwai,et al.  A 40 nm gate length n-MOSFET , 1995 .

[9]  Y. Taur,et al.  Experimental high performance sub-0.1 /spl mu/m channel nMOSFET's , 1994, IEEE Electron Device Letters.

[10]  Electrical characteristics of scaled CMOSFET's with source/drain regions fabricated by 7/spl deg/ and 0/spl deg/ tilt-angle implantations , 1995 .

[11]  L. Risch,et al.  Vertical MOS Transistors with 70nm Channel Length , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[12]  D. C. Flanders,et al.  Generation of <50 nm period gratings using edge defined techniques , 1983 .

[13]  Gerard Morin,et al.  MOSFET Matching in a Deep Submicron Technology , 1996, ESSDERC '96: Proceedings of the 26th European Solid State Device Research Conference.

[14]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .