An improved lookahead instruction prefetching

A new lookahead instruction prefetching mechanism is proposed in this paper. Though significant performance improvement can be obtained by improving both the cache miss ratio and average access time for successfully prefetched blocks, most conventional prefetching mechanisms improve only one out of the two factors. To achieve balanced improvement of the two factors, a lookahead prefetching scheme that fetches multiple blocks for a prefetch request and adopts prefetch on miss mechanism is proposed. Performance evaluation is carried out through the trace-driven simulation and the proposed prefetch scheme reduces 32%/spl sim/56% of the memory access delay time of the cache system that does not perform any prefetching.

[1]  James E. Smith,et al.  Prefetching in supercomputer instruction caches , 1992, Proceedings Supercomputing '92.

[2]  Tack-Don Han,et al.  Non-referenced prefetch (NRP) cache for instruction prefetching , 1996 .

[3]  Honesty C. Young,et al.  An intelligent I-cache prefetch mechanism , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[4]  Sang Lyul Min,et al.  Threaded prefetching: An adaptive instruction prefetch mechanism , 1993, Microprocess. Microprogramming.

[5]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.