Backend dielectric chip reliability simulator for complex interconnect geometries

Backend dielectric breakdown degrades the reliability of circuits. We present test data and a methodology to estimate chip lifetime due to backend dielectric breakdown. Our methodology incorporates failures due to parallel tracks, the width effect, and field enhancement due to line ends. The impact of line ends has been found to be very significant experimentally, and it is demonstrated that this component can dominate the failure rate of the chip due to dielectric breakdown.

[1]  A. S. Oates,et al.  Limitation of Low-k Reliability due to Dielectric Breakdown at Vias , 2008, 2008 International Interconnect Technology Conference.

[2]  Linda S. Milor,et al.  Towards a chip level reliability simulator for copper/low-k backend processes , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[3]  Atsuko Yamaguchi,et al.  Characterization of Line-edge Roughness in Cu/low-k Interconnect Pattern , 2007 .

[4]  J. McPherson,et al.  Time Dependent Dielectric Breakdown Characteristics of Low-k Dielectric (SiOC) Over a Wide Range of Test Areas and Electric Fields , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  Linda S. Milor,et al.  A methodology to extract failure rates for low-k dielectric breakdown with multiple geometries and in the presence of die-to-die linewidth variation , 2009, Microelectron. Reliab..

[6]  Linda S. Milor,et al.  Analysis of the layout impact on electric fields in interconnect structures using finite element method , 2004, Microelectron. Reliab..

[7]  J. McPherson,et al.  Modeling of Interconnect Dielectric Lifetime Under Stress Conditions and New Extrapolation Methodologies for Time-Dependent Dielectric Breakdown , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[8]  Linda Milor,et al.  Analysis of the impact of linewidth variation on low-k dielectric breakdown , 2010, 2010 IEEE International Reliability Physics Symposium.

[9]  Andrzej J. Strojwas,et al.  Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Linda Milor,et al.  Backend low-k TDDB chip reliability simulator , 2011, 2011 International Reliability Physics Symposium.

[11]  Linda Milor,et al.  Area Scaling for Backend Dielectric Breakdown , 2010, IEEE Transactions on Semiconductor Manufacturing.

[12]  Sung Kyu Lim,et al.  Methodology to determine the impact of linewidth variation on chip scale copper/low-k backend dielectric breakdown , 2010, Microelectron. Reliab..

[13]  C. W. Jurgensen,et al.  Microscopic uniformity in plasma etching , 1992 .

[14]  P.R. Chidambaram,et al.  Pattern Based Prediction for Plasma Etch , 2007, IEEE Transactions on Semiconductor Manufacturing.

[15]  J. Schneider,et al.  Practical aspects of reliability analysis for IC designs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  T. Sullivan,et al.  A Comprehensive Study of Low-k SiCOH TDDB Phenomena and Its Reliability Lifetime Model Development , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[17]  Fen Chen,et al.  Cu/low-k dielectric TDDB reliability issues for advanced CMOS technologies , 2008, Microelectron. Reliab..

[18]  Kok-Yong Yiang,et al.  TDDB Kinetics and their Relationship with the E- and √E-models , 2008, 2008 International Interconnect Technology Conference.