ESD protection of RF circuits in standard CMOS process

The tradeoffs in the ESD protection device for RFCMOS circuits are described, and the characteristics of an SCR-based ESD structure are presented. The parasitic capacitance of the ESD structure is reduced to /spl sim/150 fF. 3 kV HBM and 750 V CDM are achieved in a LNA working at 2.5 GHz with NF<4dB, applicable for Bluetooth wireless transceiver.

[1]  H. Feng,et al.  A comparison study of ESD protection for RFIC's: performance vs. parasitics , 2000, 2000 IEEE MTT-S International Microwave Symposium Digest (Cat. No.00CH37017).

[2]  E. Aoki,et al.  Area-Efficient ESD Protection Design without Additional Process Cost in 0.18 um Salicided CMOS Technology , 2000, 30th European Solid-State Device Research Conference.

[3]  P. De Vita,et al.  A sub-1-dB NF±2.3-kV ESD-protected 900-MHz CMOS LNA , 2001, IEEE J. Solid State Circuits.

[4]  H.R. Rategh,et al.  A fully-integrated 5 GHz CMOS wireless-LAN receiver , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).