Delay fault diagnosis in sequential circuits based on path tracing

The goal of fault diagnosis is to identify the causes of device failures. Different techniques have been proposed for stuck-at fault diagnosis in combinational as well as sequential circuits. On the other side, diagnosis of delay faults has received attention for the first category of circuits, but not for synchronous sequential circuits. So, this paper concerns with delay fault diagnosis in non-scan circuits. The principle of the proposed method, based on a path tracing algorithm, is first given. Next, new concepts for improving path tracing in the proposed diagnosis process (identification of self-masking) are also presented. As the method is based on path tracing through the sequential circuit, gate delay faults as well as path delay faults are considered and may be located in a faulty machine. Results of experiments on ISCAS-89 sequential benchmark circuits are finally discussed.

[1]  Vishwani D. Agrawal,et al.  Energy minimization based delay testing , 1992, [1992] Proceedings The European Conference on Design Automation.

[2]  Jacob Savir,et al.  Developments in delay testing , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[3]  Paolo Prinetto,et al.  An approach to sequential circuit diagnosis based on formal verification techniques , 1992, Proceedings International Test Conference 1992.

[4]  Janusz Rajski,et al.  A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[6]  Patrick Girard,et al.  A novel approach to delay-fault diagnosis , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[7]  Vishwani D. Agrawal,et al.  A Path Delay Fault Simulator for Sequential Circuits , 1993, The Sixth International Conference on VLSI Design.

[8]  Irith Pomeranz,et al.  At-speed delay testing of synchronous sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[9]  C. Landrault,et al.  A reconvergent fanout analysis for the CPT algorithm used in delay-fault diagnosis , 1993, Proceedings ETC 93 Third European Test Conference.

[10]  Heinrich Theodor Vierhaus,et al.  Gate delay fault test generation for non-scan circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[11]  Premachandran R. Menon,et al.  Critical Path Tracing - An Alternative to Fault Simulation , 1983, 20th Design Automation Conference Proceedings.

[12]  Raymond Wong,et al.  An ac test structure for fast memory arrays , 1990 .

[13]  M. Ray Mercer,et al.  An efficient delay test generation system for combinational logic circuits , 1991, DAC '90.

[14]  Kurt Keutzer,et al.  Robust delay-fault test generation and synthesis for testability under a standard scan design methodology , 1991, 28th ACM/IEEE Design Automation Conference.

[15]  Kwang-Ting Cheng.  Transition fault simulation for sequential circuits , 1992, Proceedings International Test Conference 1992.

[16]  Vishwani D. Agrawal,et al.  A New Method for Generating Tests for Delay Faults in Non-Scan Circuits , 1992, The Fifth International Conference on VLSI Design.

[17]  Paolo Prinetto,et al.  Diagnosis oriented test pattern generation , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[18]  Patrick Girard,et al.  Delay fault propagation in synchronous sequential circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[19]  David T. Wang.  Properties of Faults and Criticalities of Values under Tests for Combinational Networks , 1975, IEEE Transactions on Computers.

[20]  Patrick Girard,et al.  An implicit delay fault simulation method with approximate detection threshold calculation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[21]  Srinivas Devadas.  Delay test generation for synchronous sequential circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[22]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[23]  C. Landrault,et al.  Effectiveness of a variable sampling time strategy for delay fault diagnosis , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[24]  Vishwani D. Agrawal,et al.  Delay fault models and test generation for random logic sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[25]  Premachandran R. Menon,et al.  Critical path tracing in sequential circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[26]  Irith Pomeranz,et al.  SPADES: a simulator for path delay faults in sequential circuits , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[27]  Matteo Sonza Reorda,et al.  A simulation-based approach to test pattern generation for synchronous sequential circuits , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[28]  Peter Y. K. Cheung,et al.  Model-based fault diagnosis of sequential circuits and its acceleration , 1991, Proceedings of the European Conference on Design Automation..

[29]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[30]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[31]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[32]  Janusz Rajski,et al.  A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.