CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA
暂无分享,去创建一个
[1] B. Pandey,et al. Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..
[2] Asim J. Al-Khalili,et al. Integrated Power and Clock Distribution Network , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Bishwajeet Pandey,et al. Power Reduction of ITC'99-b01 Benchmark Circuit Using Clock Gating Technique , 2013, 2013 5th International Conference on Computational Intelligence and Communication Networks.
[4] Shih-Lun Chen,et al. VLSI Implementation of an Adaptive Edge-Enhanced Image Scalar for Real-Time Multimedia Applications , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[5] Peng Li,et al. Localized Stability Checking and Design of IC Power Delivery With Distributed Voltage Regulators , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Gaofeng Meng,et al. Edge-Directed Single-Image Super-Resolution Via Adaptive Gradient Magnitude Self-Interpolation , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[7] Minsu Choi,et al. High Performance and Hardware Efficient Multiview Video Coding Frame Scheduling Algorithms and Architectures , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[8] Wen-Hsiao Peng,et al. An Interframe Prediction Technique Combining Template Matching Prediction and Block-Motion Compensation for High-Efficiency Video Coding , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[9] Chin-Chen Chang,et al. An Inpainting-Assisted Reversible Steganographic Scheme Using a Histogram Shifting Mechanism , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[10] Kwen-Siong Chong,et al. Low power sub-threshold asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-bit ALU , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[11] J. Yadav,et al. Energy efficient design and implementation of ALU on 40nm FPGA , 2013, 2013 International Conference on Energy Efficient Technologies for Sustainability.
[12] Hongbo Zhu,et al. A Directional-Edge-Based Real-Time Object Tracking System Employing Multiple Candidate-Location Generation , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[13] Seung-Won Jung,et al. Enhancement of Image and Depth Map Using Adaptive Joint Trilateral Filter , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[14] Wael Badawy,et al. Automatic License Plate Recognition (ALPR): A State-of-the-Art Review , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[15] Thiow Keng Tan,et al. Overview of HEVC High-Level Syntax and Reference Picture Management , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[16] Gary J. Sullivan,et al. Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[17] David Flynn,et al. HEVC Complexity and Implementation Analysis , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[18] Wen Gao,et al. HEVC Lossless Coding and Improvements , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[19] Kemal Ugur,et al. Intra Coding of the HEVC Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[20] K. Nehru,et al. Design of low power ALU using 8T FA and PTL based MUX circuits , 2012, IEEE-International Conference On Advances In Engineering, Science And Management (ICAESM -2012).
[21] Dhiraj K. Pradhan,et al. A Routing-Aware ILS Design Technique , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[22] Rameshwar Rao,et al. AREA optimized low power arithmetic and logic unit , 2011, 2011 3rd International Conference on Electronics Computer Technology.
[23] S. Nam,et al. Design of a 45 $^{\circ}$ -Inclined SIW Resonant Series Slot Array Antenna for $Ka$ -Band , 2011 .
[24] Vishwani D. Agrawal,et al. Architectural power management for high leakage technologies , 2011, 2011 IEEE 43rd Southeastern Symposium on System Theory.
[25] Aviral Shrivastava,et al. Reducing Functional Unit Power Consumption and its Variation Using Leakage Sensors , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[26] R.K. Krishnamurthy,et al. A 9-GHz 65-nm Intel® Pentium 4 Processor Integer Execution Unit , 2006, IEEE Journal of Solid-State Circuits.
[27] Manoj Sachdev,et al. Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS technology , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[28] Jun Tian,et al. Reversible data embedding using a difference expansion , 2003, IEEE Trans. Circuits Syst. Video Technol..
[29] Kaushik Roy,et al. Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[30] Thangavel Bhuvaneswari,et al. Reconfigurable Processor for Binary Image Processing , 2013 .
[31] Manisha Pattanaik,et al. IO Standard Based Low Power Design of RAM and Implementation on FPGA , 2013 .
[32] Rabi N. Mahapatra,et al. Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.