Expression equivalence checking using interval analysis
暂无分享,去创建一个
[1] Jian Li,et al. An algorithm to determine mutually exclusive operations in behavioral descriptions , 1998, Proceedings Design, Automation and Test in Europe.
[2] Zhihong Zeng,et al. Taylor expansion diagrams: a compact, canonical representation with applications to symbolic verification , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[3] Robert E. Tarjan,et al. Variations on the Common Subexpression Problem , 1980, J. ACM.
[4] Alfred V. Aho,et al. Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.
[5] Marios Hadjieleftheriou,et al. R-Trees - A Dynamic Index Structure for Spatial Searching , 2008, ACM SIGSPATIAL International Workshop on Advances in Geographic Information Systems.
[6] Rolf Drechsler. Formal Verification of Circuits , 2000, Springer US.
[7] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[8] William H. Press,et al. Numerical recipes in C , 2002 .
[9] Masahiro Fujita,et al. Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping , 1993, 30th ACM/IEEE Design Automation Conference.
[10] R. Drechsler,et al. Formal verification of word-level specifications , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[11] R. Composano,et al. Path-based scheduling for synthesis , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.
[12] Viraphol Chaiyakul,et al. High-Level Transformations for Minimizing Syntactic Variances , 1993, 30th ACM/IEEE Design Automation Conference.
[13] Kazutoshi Wakabayashi,et al. A resource sharing and control synthesis method for conditional branches , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[14] Yuan Xie,et al. Allocation and scheduling of conditional task graph in hardware/software co-synthesis , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[15] Jörg Henkel,et al. MINCE: matching instructions using combinational equivalence for extensible processor , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[16] Rolf Drechsler,et al. Advanced Formal Verification , 2004 .
[17] Sheldon B. Akers,et al. Binary Decision Diagrams , 1978, IEEE Transactions on Computers.
[18] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[19] Jian Li,et al. HDL presynthesis optimizations using a tabular model , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[20] J. Ferrante,et al. The computational complexity of logical theories , 1979 .
[21] William H. Press,et al. The Art of Scientific Computing Second Edition , 1998 .
[22] Daniel D. Gajski,et al. Condition Graphs For High-quality Behavioral Synthesis , 1994, IEEE/ACM International Conference on Computer-Aided Design.
[23] Zheng Zhou,et al. Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions , 1995, 32nd Design Automation Conference.
[24] Rolf Drechsler,et al. RTL-datapath verification using integer linear programming , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.
[25] Jean-Pierre Jouannaud,et al. Rewrite Systems , 1991, Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics.