Implementation of Hybrid GSA SHE Technique in Hybrid Nine-Level Inverter Topology

The recent trend in multilevel inverters (MLIs) is to produce the high quality staircase ac voltage waveform while utilizing the optimum number of switching devices. In this context, this article presents a combination of topological and modulation scheme-based solution for the optimum performance of MLI. A concept of adaptable dc voltage link in conjunction with modified H-bridge unit is introduced to reduce the number of switching devices. Further to improve the quality of voltage waveform and to reduce the switching losses in the proposed topology, a hybrid gravitational search algorithm (GSA) selective harmonic elimination (SHE) technique is proposed and implemented on the newly developed MLI topology with symmetric dc sources. Comparative analysis is performed with the conventional and existing hybrid cascaded MLI topologies, which exhibits the superiority of the proposed topology in terms of reduction in count of switching devices, count of components, and conduction losses. The efficacy of the proposed hybrid GSA SHE technique is shown in the simulated results. The feasibility of the proposed MLI topology and SHE technique is further verified by the experimental results of a nine-level inverter with both equal and unequal dc sources.

[1]  Ali I. Maswood,et al.  Experimental Investigation and Comparative Evaluation of Standard Level Shifted Multi-Carrier Modulation Schemes With a Constraint GA Based SHE Techniques for a Seven-Level PUC Inverter , 2019, IEEE Access.

[2]  P. C. Sekhar,et al.  Real-Time Validation of a Sliding Mode Controller for Closed-Loop Operation of Reduced Switch Count Multilevel Inverters , 2019, IEEE Systems Journal.

[3]  Saad Mekhilef,et al.  Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm , 2018, IET Power Electronics.

[4]  Georgios Konstantinou,et al.  A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications , 2015, IEEE Transactions on Power Electronics.

[5]  Fang Zheng Peng,et al.  Multilevel inverters: a survey of topologies, controls, and applications , 2002, IEEE Trans. Ind. Electron..

[6]  Sudha Arora,et al.  A variable DC link based novel multilevel inverter topology for low voltage applications , 2016, 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES).

[7]  Faramarz Jabbarvaziri,et al.  Application of memetic algorithm for selective harmonic elimination in multi-level inverters , 2015 .

[8]  Hirotaka Koizumi,et al.  A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources , 2009, IEEE Transactions on Industrial Electronics.

[9]  Subrata Banerjee,et al.  Comparative study between different optimisation techniques for finding precise switching angle for SHE-PWM of three-phase seven-level cascaded H-bridge inverter , 2017 .

[10]  Sumathi Vijayan,et al.  A New DC-AC Multilevel Converter with Reduced Device Count , 2017 .

[11]  Ebrahim Babaei,et al.  Optimal Design of New Cascaded Switch-Ladder Multilevel Inverter Structure , 2017, IEEE Transactions on Industrial Electronics.

[12]  Abhinandan Routray,et al.  Harmonic Minimization in Three-Phase Hybrid Cascaded Multilevel Inverter Using Modified Particle Swarm Optimization , 2019, IEEE Transactions on Industrial Informatics.

[13]  Sudha Arora,et al.  A comprehensive study of classical and hybrid multilevel inverter topologies for renewable energy applications , 2017 .

[14]  E. Babaei,et al.  A Generalized Cascaded Multilevel Inverter Using Series Connection of Submultilevel Inverters , 2013, IEEE Transactions on Power Electronics.

[15]  Bin Wu,et al.  Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives , 2007, IEEE Transactions on Industrial Electronics.

[16]  Shih-Ming Chen,et al.  Design and Implementation of a Novel Multilevel DC–AC Inverter , 2016, IEEE Transactions on Industry Applications.

[17]  Nik Rumzi Nik Idris,et al.  A Symmetrical Cascaded Compact-Module Multilevel Inverter (CCM-MLI) With Pulsewidth Modulation , 2018, IEEE Transactions on Industrial Electronics.

[18]  Ebrahim Babaei,et al.  A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches , 2015, IEEE Transactions on Industrial Electronics.

[19]  Kyo-Beum Lee,et al.  New Family of Boost Switched-Capacitor Seven-Level Inverters (BSC7LI) , 2019, IEEE Transactions on Power Electronics.

[20]  Samir Kouro,et al.  Reduced Multilevel Converter: A Novel Multilevel Converter With a Reduced Number of Active Switches , 2018, IEEE Transactions on Industrial Electronics.

[21]  Ebrahim Babaei,et al.  Hybrid Multilevel Inverter Using Switched Capacitor Units , 2014, IEEE Transactions on Industrial Electronics.

[22]  Essam E. M. Mohamed,et al.  Advanced Single-Phase Nine-Level Converter for the Integration of Multiterminal DC Supplies , 2019, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[23]  Seyed Hossein Hosseini,et al.  A New Cascaded Switched-Capacitor Multilevel Inverter Based on Improved Series–Parallel Conversion With Less Number of Components , 2016, IEEE Transactions on Industrial Electronics.

[24]  Nik Rumzi Nik Idris,et al.  Switched-Battery Boost-Multilevel Inverter with GA Optimized SHEPWM for Standalone Application , 2016, IEEE Transactions on Industrial Electronics.

[25]  A. Kavousi,et al.  Application of the Bee Algorithm for Selective Harmonic Elimination Strategy in Multilevel Inverters , 2012, IEEE Transactions on Power Electronics.

[26]  Jin Wang,et al.  Unified Selective Harmonic Elimination for Multilevel Converters , 2017, IEEE Transactions on Power Electronics.

[27]  Gui-Jia Su Multilevel DC-link inverter , 2005, IEEE Transactions on Industry Applications.

[28]  Shailendra Jain,et al.  Comparison of reduced part count multilevel inverters (RPC-MLIs) for integration to the grid , 2017 .

[29]  M. T. Hagh,et al.  Harmonic Minimization in Multilevel Inverters Using Modified Species-Based Particle Swarm Optimization , 2009, IEEE Transactions on Power Electronics.

[30]  Asghar Taheri,et al.  New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures , 2017 .

[31]  A. Ajami,et al.  Symmetric and Asymmetric Design and Implementation of New Cascaded Multilevel Inverter Topology , 2014, IEEE Transactions on Power Electronics.

[32]  Sankar Das,et al.  A GSA-Based Modified SVC Switching Scheme for Load Balancing and Source Power Factor Improvement , 2016, IEEE Transactions on Power Delivery.

[33]  Hossein Nezamabadi-pour,et al.  GSA: A Gravitational Search Algorithm , 2009, Inf. Sci..

[34]  G. Panda,et al.  Application of swarm optimisation-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter , 2018 .

[35]  Jun Zeng,et al.  Symmetric/Asymmetric Hybrid Multilevel Inverters Integrating Switched-Capacitor Techniques , 2018, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[36]  Mehrdad Tarafdar Hagh,et al.  Harmonic Elimination of Cascade Multilevel Inverters with Nonequal DC Sources Using Particle Swarm Optimization , 2010, IEEE Transactions on Industrial Electronics.

[37]  Seyed Hamid Fathi,et al.  Colonial Competitive Algorithm Development Toward Harmonic Minimization in Multilevel Inverters , 2015, IEEE Transactions on Industrial Informatics.

[38]  Krishna Kumar Gupta,et al.  Multilevel Inverter Topologies With Reduced Device Count: A Review , 2016, IEEE Transactions on Power Electronics.

[39]  Sze Sing Lee,et al.  Single-Stage Switched-Capacitor Module (S3CM) Topology for Cascaded Multilevel Inverter , 2018, IEEE Transactions on Power Electronics.