New full-voltage-swing BiCMOS buffers

Circuit techniques are presented for increasing the voltage swing of BiCMOS buffers through active charging and discharging using complementary bipolar drivers. These BiCMOS circuits offer near rail-to-rail output voltage swing, higher noise margins, and higher speed of operation at scaled-down power supply voltages. The circuits are simulated and compared to BiCMOS and CMOS buffers. The comparison shows that the conventional BiCMOS and the complementary BiCMOS buffers are efficient for power supply voltages greater than 3V and that if the power supply voltage is scaled down ( 1 pF), the complementary BiCMOS buffers would be the most suitable choice. They provide high speed and low delay to load sensitivity and high noise margins. The first implementation is favorable near a 2.5-V power supply for its smaller area. >

[1]  Mohamed I. Elmasry,et al.  Scaling of BiCMOS digital circuit structures , 1989, International Technical Digest on Electron Devices Meeting.

[2]  Keith A. Jenkins,et al.  A 27 GHz 20 ps PNP technology , 1989, International Technical Digest on Electron Devices Meeting.

[3]  H.J. Shin.  Full-swing logic circuits in a complementary BiCMOS technology , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[4]  Pong-Fei Lu,et al.  Simulations of collector resistance of pnp transistors for complementary bipolar technology , 1989 .

[5]  I. Masuda,et al.  Perspective on BiCMOS VLSIs , 1988 .

[6]  H. J. Shin,et al.  Performance comparison of driver configurations and full-swing techniques for BiCMOS logic circuits , 1990 .

[7]  M.I. Elmasry.  Multidrain NMOS for VLSI logic design , 1982, IEEE Transactions on Electron Devices.