Subpage programming for extending the lifetime of NAND flash memory

During the past decade, the density of NAND flash memory has been increased in many folds. The increase has been driven by storing multiple bits in a cell and scaling down the fabrication process. Such advance in manufacturing technology, however, has been significantly impaired the reliability of flash memory so that it becomes one of the major concerns in use of flash memory. Moreover, as flash memory writes data in the unit of flash page, the trend of the increase in page size worsens the reliability by amplifying a small update to a full flash page programming. In this paper, we propose a new programming method to improve the flash endurance cycle, especially when a small amount of data are written repeatedly. The proposed method, so called “subpage programming”, partitions a page into smaller subpages. A small amount of data can be programmed to one of the subpages while the other subpages are inhibited from the programming by leveraging the mechanisms of flash cell programming. Thus, the number of flash cells that undergo programming is minimized. We evaluated the effect of the proposed subpage programming on real NAND flash memory chips from three different manufacturers. Our evaluation results show that subpage programming improves the flash endurance cycle by up to 258%.

[1]  Paul H. Siegel,et al.  Characterizing flash memory: Anomalies, observations, and applications , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[2]  Young-Hyun Jun,et al.  A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR Interface , 2012, IEEE Journal of Solid-State Circuits.

[3]  M. Momodomi,et al.  New ultra high density EPROM and flash EEPROM with NAND structure cell , 1987, 1987 International Electron Devices Meeting.

[4]  D. Schroder,et al.  Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a flash EEPROM , 1998 .

[5]  R. Bez,et al.  Advanced flash memory reliability , 2004, 2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866).

[6]  M. Lenzlinger,et al.  Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .

[7]  Jin-Soo Kim,et al.  Diversifying wear index for MLC NAND flash memory to extend the lifetime of SSDs , 2013, 2013 Proceedings of the International Conference on Embedded Software (EMSOFT).

[8]  Onur Mutlu,et al.  Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Sungjin Lee,et al.  Lifetime improvement of NAND flash-based storage systems using dynamic program and erase scaling , 2014, FAST.

[10]  Dwijendra K. Ray-Chaudhuri,et al.  Binary mixture flow with free energy lattice Boltzmann methods , 2022, arXiv.org.

[11]  Xavier Jimenez,et al.  Wear unleveling: improving NAND flash lifetime by balancing page endurance , 2014, FAST.

[12]  Young-Hyun Jun,et al.  A 21nm high performance 64Gb MLC NAND flash memory with 400MB/s asynchronous toggle DDR interface , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[13]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .