Optimizing the mobile platform for energy efficiency

In this paper, we present several design and simulation innovations that resulted in significant improvements in the notebook energy efficiency. At the component level, we show innovations in the 45 nm technology & processor simulation and design methodologies. At the platform level, we did several measurements to understand where the energy is spent and proposed architectural improvements to several subsystems with special emphasis on the power delivery subsystem.

[1]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[2]  T. Rahal-Arabi,et al.  Designing for Low Power , 2006, 2006 IEEE Electrical Performane of Electronic Packaging.

[3]  K.A. Bowman,et al.  Microprocessor power optimization through multi-performance device insertion , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[4]  T. Rahal-Arabi,et al.  Design and validation of the Pentium/sup /spl reg// III and Pentium/sup /spl reg// 4 processors power delivery , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[5]  K.J. Kuhn,et al.  Reducing Variation in Advanced Logic Technologies: Approaches to Process and Design for Manufacturability of Nanoscale CMOS , 2007, 2007 IEEE International Electron Devices Meeting.

[6]  T. Rahal-Arabi,et al.  Enhancing microprocessor immunity to power supply noise with clock-data compensation , 2006, IEEE Journal of Solid-State Circuits.