This paper describes a package inductance measurement technique based on network analysis and lumped element package model. Advantages of this technique include: 1. Measuring inductance over the same high operating frequencies of today's high-speed CMOS and ECL chips. 2. Providing information on a package's resonance frequencies and determining the limit of the lumped element model and 3. Utilizing a simple one-port measurement method, procedure and fixture design. Different packages and interconnects including a 120QFP, a 296TAB tape, a multilayer 224PGA and bonding wires of different length were characterized using this technique. Where possible, the inductance results obtained by this technique were compared with both modeling data and measurement data obtained by the conventional LCZ technique. In addition, the experiments were extended to compare the effective inductance of the ground path of one-metal and two-metal 360TAB tapes. The results provide important guidelines in determining design tradeoffs between one-metal and two-metal TAB tapes. >
[1]
T. Sudo,et al.
Considerations on package design for high speed and high pin count CMOS devices
,
1989,
Proceedings., 39th Electronic Components Conference.
[2]
J. M. Jong,et al.
Equivalent circuit modeling of interconnects from time domain measurements
,
1992
.
[3]
Bo Janko,et al.
Measuring Package and Interconnect Model Parameters Using Distributed Impedance
,
1992,
40th ARFTG Conference Digest.
[4]
Chi-Taou Tsai,et al.
High-frequency inductance measurements and characterization of alloy 42 and copper packages
,
1993,
Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93).