A full-duplex 10GBase-T transmitter hybrid with SFDR >65dBc Over 1 to 400MHz in 40nm CMOS

A transmitter and echo cancellation hybrid for IEEE 802.3an 10GBase-T Ethernet standard is presented, that utilizes DSP techniques to enhance the linear cancellation, and analog non-linearity cancellation to eliminate the need of a high linearity transmitter. Implemented in 40nm CMOS, the transmitter has a residual distortion < −65dBc and residual linear echo < −30dBc over a bandwidth of 1 to 400MHz. The transmitter, including the echo-cancellation circuitry and on-chip DSP engine, consumes 250mW power and occupies 0.9mm2.

[1]  Paul J. Hurst,et al.  DAC Quantization-Noise Cancellation in an Echo-Canceling Transceiver , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Xiaodong Liu,et al.  A 12b 2.9GS/s DAC with IM3 ≪−60dBc beyond 1GHz in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Sandeep Gupta,et al.  A 10Gb/s IEEE 802.3an-Compliant Ethernet Transceiver for 100m UTP Cable in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  P. Roo,et al.  A CMOS transceiver analog front-end for gigabit ethernet over CAT-5 cables , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).